

# BOS1921 Piezo Haptic Driver with Digital Front End

# 1 Features

- High-Voltage Low Power Piezo Driver
  - Drives 100 nF at 190 V<sub>pk-pk</sub> and 300 Hz while consuming only 350 mW
  - $\circ$   $\,$  Drives Capacitive Loads up to 820 nF  $\,$
  - o Energy Recovery
  - Differential Output
  - Small Solution Footprint, QFN & WLCSP
- Advanced Piezo Sensing Capabilities
  - $\circ$  7.6 mV Sensing Resolution
  - o Interrupt Generation
  - Automatic Triggering of Haptic Feedback
- Integrated Digital Front End with I3C/I<sup>2</sup>C
  - o 1024 sample Internal FIFO Interface
  - $\circ$  ~ 1.8 V to 5.0 V Digital I/O Supply
  - Waveform Synthesizer (WFS)
  - o Supports Continuous Waveforms Playback
  - $\circ \quad \text{State Retention in SLEEP Mode} \\$
- Fast Start Up Time of Less Than 300  $\mu s$
- Multi-Actuator Synchronization
- Wide Supply Voltage Range of 3 V to 5.5 V

# 2 Applications

- Mobile Phones and Tablets
- Portable Computers, Keyboards and Mice
- Gaming Controllers, Wearables
- Electronic Cooling




Figure 1: Simplified schematic

# **3** Description

The BOS1921 is a single-chip piezo actuator driver with energy recovery, based on Boreas' patented CapDrive<sup>™</sup> technology. It can drive actuators with waveforms up to 190 V<sub>pk-pk</sub> while operating from a 3 to 5.5 V supply voltage. Its low power and small size make it ideal for a variety of applications requiring minimal power consumption.

The BOS1921 features high-resolution piezo sensing capabilities allowing haptic feedback to be automatically played when detection conditions are met.

The BOS1921 differential driver achieves low distortion waveforms and quiet actuator operation. All settings are adjustable through the digital front end to reduce the BOM.

Data and configuration parameters are easily communicated to the BOS1921 through its twowire MIPI I3C interface. The MIPI I3C is also backward compatible with I<sup>2</sup>C for easy integration in most systems. A flexible deep FIFO enables the streaming of digital waveform data for playback or the transmission of burst data for more bandwidth efficiency. The BOS1921 also integrates a waveform synthesizer and 2 kB of RAM waveform memory to generate HD haptic waveforms with minimal communication bandwidth.

A dedicated SYNC pin can synchronize multiple BOS1921 controllers to simultaneously drive multiple actuators within 2  $\mu$ s.

With a typical start-up time of less than 300  $\mu s$ , the BOS1921 latency is negligible in most systems.

Various safety systems protect the BOS1921 from damage in case of a fault.

Table 1: Product information

PART NUMBER	DESCRIPTION
BOS1921CQ	QFN 24L 4.0mm × 4.0mm
BOS1921CW	WLCSP 20B 2.1mm × 1.7mm

See section 9 for package dimensions and section 11 for ordering information.



# **TABLE OF CONTENT**

1 FEATURES	1
2 APPLICATIONS	1
3 DESCRIPTION	1
4 PINS & BUMPS CONFIGURATION AND FUNCTIONS	3
5 SPECIFICATIONS	5
5.1 Absolute Maximum Ratings	5
5.2 THERMAL RESISTANCE	
5.3 Recommended Operating Conditions	
5.4 Electrical Characteristics	
5.5 TIMING CHARACTERISTICS	
5.6 Typical Performance Characteristics	
6 FUNCTIONAL DESCRIPTION	
6.1 Overview	
6.2 FEATURES	
6.3 DIGITAL INTERFACE	-
6.4 Piezo Actuator Sensing	
6.5 DIRECT MODE	-
6.7 RAM PLAYBACK MODE	
6.8 RAM Synthesis Mode	
6.9 WFS COMMAND INTERPRETER	
6.10 Register Map	
7 IMPLEMENTATION	80
7.1 DIFFERENTIAL OUTPUT CONFIGURATION	80
7.2 Single-Ended Configuration	
7.3 External Components	81
7.4 INITIALIZATION	
7.5 Design Methodology: selection of component	
7.6 DESIGN METHODOLOGY: PROGRAMMING	85
8 PCB LAYOUT EXAMPLE	87
9 MECHANICAL	88
9.1 BOS1921CQ (QFN)	88
9.2 BOS1921CW (WLCSP)	
9.3 TAPE AND REEL SPECIFICATIONS	93
10 KNOWN ISSUES	94
10.1 IDAC FAULT BIT TRIGGERING	94
11 ORDERING INFORMATION	95
12 DOCUMENT HISTORY	96
13 NOTICE AND WARNING	97



# 4 Pins & Bumps Configuration and Functions




Figure 2: QFN 24L 4.0mm × 4.0mm package with exposed thermal pad (TOP VIEW; NOT TO SCALE)

PIN NO.	NAME	ТҮРЕ	DESCRIPTION
1	OUT+	Output	Positive Differential Output
2	VDDP	Power	Intermediate Supply Voltage
3	VBUS	Power	Main Power Supply
4	SCL	Input	I3C/I <sup>2</sup> C clock
5	SYNC	Input/Output	Synchronization pin
6	VDDIO	Power	Digital IO Power Supply
7	SDA	Input/Output	I3C/I <sup>2</sup> C data
8	GND	Power	Supply Ground
9	GPIO	Input/Output	General-purpose input output
10	REG	Power	Internal 1.8 V Regulator Output
11	PUMP	Power	Internal 5 V Charge Pump Voltage
12	TST1	-	No connect
13	RP/VDD	Power	Current Sense Positive Input / Supply Voltage
14	RM	Input	Current Sense Negative Input
15	TST0	-	Connect to GND
16	SW	Power	Internal Power Converter Switch Pin
17	PGND	Power	Supply Ground of the Power Stage
18	GND	Power	Supply Ground
19	GND	Power	Supply Ground
20	PGND	Power	Supply Ground of the Power Stage
21	HV	Power	High-Voltage Output
22	HV	Power	High-Voltage Output
23	OUT-	Output	Negative Differential Output
24	VDDP	Power	Intermediate Supply Voltage
25	GND	Power	Exposed thermal pad is GND and must be soldered to PCB

Table 2: QFN package pins description








Figure 3: WLCSP 20B 2.1mm × 1.7mm package (TOP VIEW; NOT TO SCALE)

Table 3: WLCSP package bumps description

BUMP NO.	NAME	ТҮРЕ	DESCRIPTION
A1	OUT-	Output	Negative Differential Output
A2	VDDP	Power	Intermediate Supply Voltage
A3	VBUS	Power	Main Power Supply
A4	SCL	Input	I3C/I <sup>2</sup> C clock
A5	VDDIO	Power	Digital IO Power Supply
B1	HV	Power	High-Voltage Output
B2	OUT+	Output	Positive Differential Output
B3	SYNC	Input/Output	Synchronization pin
B4	SDA	Input/Output	I3C/I <sup>2</sup> C data
B5	REG	Power	Internal 1.8 V Regulator Output
C1	PGND	Power	Supply Ground of the Power Stage
C2	GND	Power	Supply Ground
C3	TST1	-	No connect
C4	GPIO	Input/Output	General-purpose input output
C5	PUMP	Power	Internal 5 V Charge Pump Voltage
D1	PGND	Power	Supply Ground of the Power Stage
D2	SW	Power	Internal Power Converter Switch Pin
D3	TST0	-	Connect to GND
D4	RM	Input	Current Sense Negative Input
D5	RP/VDD	Input	Current Sense Positive Input / Supply Voltage



# **5** Specifications

## 5.1 Absolute Maximum Ratings

*Table 4: Absolute maximum ratings*<sup>‡</sup>

	SYMBOL	PARAMETER	MIN	NOM	MAX	UNIT
1		Voltage at pins HV, OUT+, OUT-, SW	-0.3		110	V
2		Voltage at all other pins	-0.3		7	V
3	T <sub>stg</sub>	Storage temperature	-65		150	°C
4	TJ	Junction Temperature	-40		150	°C
5	SOA	Safe operating area	See Figure 14.		-	

*‡Exceeding these values may cause permanent damage. Functional operation under these conditions is not guaranteed.* 

## 5.2 Thermal Resistance

*Table 5: Thermal resistance*<sup>‡</sup>

	SYMBOL	PARAMETER	PACKAGE	NOM <sup>(1,2)</sup>	UNIT
1	$\theta_{JA}$	Thermal resistance:	QFN 24L 4.0mm × 4.0mm	TDB	°C/W
		junction to ambient	WLCSP 20B 2.1mm × 1.7mm		°C/W

*‡Power dissipated in the package is not obvious to calculate. Please consult Boréas Technologies before using these parameters.* 

## **5.3 Recommended Operating Conditions**

Table 6: Recommended operating conditions

	SYMBOL	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
1	TA	Operating Temperature	Operating free-air temperature	-40		85	°C
2	VBUS, VDD <sup>(1)</sup>	Supply voltage		3.0		5.5	V
3	V <sub>DDIO</sub> <sup>(2)</sup>	I/O Supply voltage		1.62		5.5	V
4	CL	Load capacitance	Vout = 190 V <sub>pk-pk</sub> , fout = 300 Hz			100	nF
			V <sub>OUT</sub> = 100 V <sub>pk-pk</sub> , f <sub>OUT</sub> = 220 Hz			470	nF
			Vout = 100 V <sub>pk-pk</sub> , fout = 130 Hz			820	nF
5	L <sub>1</sub>	Inductance		10		68	μН
6	Rsense	Sense resistor		0.2		1.0	Ω
7	fouт	Output frequency	PLAY_MODE[1:0] bits set to 0x3	3.9		1000	Hz
8	I <sub>SW</sub>	Transient current at SW pin				1.3	A

(1) If the Unidirectional Power Input mode is enabled (<u>UPI</u> bit set to 0x1), V<sub>DD</sub> may increase above the maximum recommended operating condition, see section 6.2.13.

(2) Digital I/O voltage (V<sub>DDIO</sub>) must match the communication interface voltage.



# **5.4 Electrical Characteristics**

	SYMBOL	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
1	Vreg	Voltage at REG pin		1.75	1.80	1.85	V
2	VIL	Digital low-level input voltage	SDA, SCL, GPIO & SYNC pins			0.5	V
3	VIH	Digital high-level input voltage		V <sub>DDIO</sub> ×0.7		V <sub>DDIO</sub> +0.3	V
4	Vol	Digital low-level output voltage				0.4	V
5	V <sub>он</sub>	Digital high-level output voltage		V <sub>DDIO</sub> ×0.8			
6	Vout(fs)	Full-scale output voltage		186	190	194	V <sub>pk-pk</sub>
7	Iq_vbus	V <sub>BUS</sub> Quiescent current	SLEEP <u>DS</u> =0x1) No State Retention ( <u>RET</u> =0x1) <sup>(1)(2)</sup>		0.6	10	μΑ
			SLEEP ( <u>DS</u> =0x1) State Retention ( <u>RET</u> =0x0)		2.4		μΑ
			IDLE		530		μΑ
8	I <sub>BUS,AVG</sub>	Average V <sub>BUS</sub> supply current during operation	Fout = DC Vout = 95 V C <sub>Load</sub> = 100 nF		3.7		mA
					90		mA
			$f_{OUT} = 200 \text{ Hz}$ $V_{OUT} = 190 \text{ Vpk-pk}$ $C_L = 10 \text{ nF}$ $\underline{CCM} = 0x0$		14.5		mA
9	THD+N	Total Harmonic Distortion + Noise <sup>(2)</sup>			0.3	1	%
10	f <sub>s-FIFO</sub>	Programmable FIFO playback rate	PLAY SRATE[2:0]=0x0 PLAY SRATE[2:0]=0x7	1008 7.875	1024 8	1040 8.125	ksps
11	PSR	Piezo Sensing Resolution	CONFIG.GAINS=0x1		7.6		mV
12	t <sub>start</sub> <sup>(2)</sup>	Start-up Time	Time from SLEEP mode to haptic waveform playback			300	μs
13	DHL <sup>(2)</sup>	Sensing Detection to Haptic Feedback Latency	Time from sensing detection event to automatic playback			30	μs

(1) The VDDIO supply should be powered off when state retention is disabled (<u>RET</u> bit set to 0x1) to minimize the total quiescent current of the device.

(2) Validated by design.



# **5.5 Timing Characteristics**

## 5.5.1 l<sup>2</sup>C

Table 8: Timing characteristics. Condition:  $I^2C$  communication mode,  $T_A = 25^{\circ}C$ ,  $V_{DDIO} = 1.8$  V, SDA/SCL load = 50 pF

	SYMBOL	PARAMETER	FAST MODE		FAST MOD	)E +	UNIT
			MIN	MAX	MIN	MAX	
1	f <sub>SCL</sub>	SCL clock frequency	0	0.4	0	1.0	MHz
2	tLOW	SCL low period	1300		500		ns
3	tніgн	SCL high period	600		260		ns
4	t <sub>R</sub>	SDA/SCL rise time	20	300	-	120	ns
5	t⊧	SDA/SCL fall time	-	300	-	120	ns
6	t <sub>su_dat</sub>	Data setup time	100		50		ns
7	t <sub>HD_DAT</sub>	Data hold time	0	-	0	-	ns
8	tsu_sta	Setup time for a repeated START condition	600		260		ns
9	thd_sta	Hold time for a (repeated) START condition	600		260		ns
10	tsu_sto	Setup time for STOP condition	600		260		ns
11	t <sub>BUF</sub>	Bus free time (time between the STOP and START conditions)	1300		500		ns
12	tspike	Spike suppression pulse width	0	50	0	50	ns




Figure 4: I<sup>2</sup>C timing diagram



## 5.5.2 I3C

Table 9: Timing characteristics. Condition: I3C push-pull, T<sub>A</sub> = 25°C, V<sub>DDIO</sub> = 1.8 V, SDA/SCL load = 50 pF

	SYMBOL	PARAMETER	MIN	MAX	UNIT
1	f <sub>SCL</sub>	SCL clock frequency	0.01	12.5	MHz
2	tLOW	SCL low period	24		ns
3	t <sub>нібн</sub>	SCL high period	24	41 (1)	ns
4	tcr	SCL rise time		The minimum between whether 150×106/fSCL or 60	ns
7	tcf	SCL fall time		The minimum between whether 150×106/fSCL or 60	ns
8	tsu	Data setup time	3		ns
9	t <sub>HD</sub> (master)	Data hold time	tCR +3, tCF +3		ns
10	t <sub>HD</sub> (slave)	Data hold time	0		ns
11	t <sub>CBSr</sub>	Clock before repeated START condition	19.2		ns
12	t <sub>CAS</sub>	Clock after START condition	38.4		ns
13	tcasr	Clock after repeated START condition	38.4		ns
14	t <sub>свр</sub>	Clock before STOP condition	19.2		ns
15	taval	Bus available	1		μs

(1) This maximum high period may be exceeded when the signals can be safely seen by legacy  $l^2C$  devices.





Figure 5: I3C push-pull timing diagram



# **5.6 Typical Performance Characteristics**

Typical performance characteristics for the following conditions:  $T_A = 25$ °C,  $V_{BUS} = 3.6$  V,  $C_L = 100$  nF,  $V_{OUT} = 190$  V<sub>pk-pk</sub> and  $f_{OUT} = 200$  Hz (unless otherwise noted).






Figure 6: Supply Current vs Output Voltage




Figure 8: Supply Current vs Output Voltage




Figure 10: Supply Current vs Operating free-air Temperature

Figure 7: Total Harmonic Distortion + Noise vs Output Voltage




Figure 9: Total Harmonic Distortion + Noise vs Output Voltage




Figure 11: Total Harmonic Distortion + Noise vs Operating free-air Temperature






Figure 12: Output Frequency Variation vs Operating free-air Temperature




Figure 14: Safe Operating Area at Isw max




Figure 13: Supply Quiescent Current in IDLE Mode vs Operating free-air Temperature



# **6** Functional Description

## 6.1 Overview

The BOS1921 is a highly integrated low-power piezo actuator driver with an integrated digital front end and energy recovery, based on Boreas's patented CapDrive™ technology. The BOS1921 requires a single low-voltage supply and 7 passive components to generate waveforms of up to 190 V<sub>pk-pk</sub>.

The digital interface enables the transmission of the digital waveform data from any MCU with an I3C or I<sup>2</sup>C interface to the BOS1921. A flexible FIFO interface enables the generation of haptic playback by streaming the digital waveform data or transmitting the digital waveform data in groups for more bandwidth efficiency. Waveforms can be generated by reading data from the FIFO at various sampling rates.

The BOS1921 integrates a Waveform Synthesizer (WFS) and a 2 kB on-chip 1024×16 RAM that enable haptic waveform generation using RAM Playback mode and RAM Synthesis mode. The WFS allows the generation of customized continuous haptic waveforms with minimal intervention by the host MCU.

The BOS1921 features an advanced sensing interface that allows mechanical buttons to be replaced with an enhanced user interface. Piezo actuator press/release trigger conditions allow the detection of an interaction with a piezo actuator and automatically trigger a haptic waveform feedback within 30  $\mu$ s. A GPIO pin can be used as an interrupt to indicate the MCU that a sensing voltage event has occurred or a change in the device state.

The BOS1921 can use any commercial off-the-shelf (COTS) inductor. The inductor value can be chosen to optimize the power, size or performance depending on the user's application. With a start-up time of less than 300  $\mu$ s from its low-power mode, the BOS1921 can be used in applications requiring low latency.

## 6.2 Features

## 6.2.1 Digital Front-End Interface

The BOS1921 uses an I3C slave interface supporting SDR communication up to 12.5 Mbps. This high-speed communication interface enables multiple ICs to share a common communication bus. The BOS1921 digital front-end enables waveform data to be stored in memory. The digital interface also provides access to internal registers which control the BOS1921 operation and performance, see section 6.3 for more details.

## 6.2.2 GPIO

A General-Purpose Input / Output (GPIO) pin in the VDDIO domain is available and supports a push-pull (default) or open-drain configuration. The GPIO is active-low and can be used as an interrupt to notify the host MCU of various events such as sense voltage events or an error. The GPIO can also be used as an input to trigger a predefined haptic waveform output.

The GPIO pin can be configured with the following register bits:

- <u>COMM.GPIODIR</u> is used to set the GPIO pin as input or output.
- <u>COMM.GPIOSEL[2:0]</u> is used to select the signal that is output to the GPIO pin.
- <u>COMM.OD</u> is used to set the GPIO pin to push-pull or open-drain configuration.



## 6.2.3 Flexible Waveform Generation

The output waveform voltage range can be selected between  $\pm 95$  V and  $\pm 13.25$  V as detailed in Table 10.

REGISTER	REGISTER VALUE	OUTPUT RANGE (V)	OUTPUT RESOLUTION (V)
CONFIG.GAIND	0x1	±13.25	0.0076
CONFIG.GAIND	0x0	±95	0.0545

#### Table 10: Output Voltage Ranges List

#### 6.2.3.1 Direct Mode

With <u>PLAY\_MODE[1:0]</u> bits set to 0x0, the haptic waveform samples are played as they are sent from the host MCU to the RAM using <u>REFERENCE</u> register. The rate at which the RAM data is read to generate the haptic waveform is set by <u>PLAY\_SRATE[2:0]</u> bits. See section 6.5 for details.

#### 6.2.3.2 FIFO Mode

The digital front-end gives access to RAM as a 1024-sample FIFO for waveform playback with <u>PLAY MODE[1:0]</u> bits set to 0x1. FIFO entries are appended every time waveform samples are written in the <u>REFERENCE</u> register. Digital samples are represented as 12-bit unsigned values. If <u>OE</u> bit is set to 0x1, the FIFO entries are read automatically out of the FIFO at a rate set by <u>PLAY SRATE[2:0]</u> bits. See section 6.6 for details.

#### 6.2.3.3 RAM Playback Mode

RAM Playback mode is selected with <u>PLAY MODE[1:0]</u> bits set to 0x2. In RAM Playback mode, on-chip RAM of 2 kB is used to store arbitrary haptic waveforms as waveform amplitude samples in 12-bit unsigned format. The waveform is sampled at a rate set by <u>PLAY SRATE[2:0]</u> bits. See section 6.7 for more details.

#### 6.2.3.4 RAM Synthesis Mode

RAM Synthesis mode is selected with bits <u>PLAY\_MODE[1:0]</u> set to 0x3. With this mode, the BOS1921 uses the Waveform Synthesizer (WFS) to generate waveforms using parameters stored in the 2 kB RAM. RAM Synthesis mode allows generation of sine waveforms of various amplitudes and frequencies without having to send every sample of the waveform to RAM as is the case with RAM Playback mode. This allows complex waveforms to be produced with minimal data communication. See section 6.8 for details.

## 6.2.4 Piezo Sensing

The BOS1921 can use a piezo actuator as a force sensor by measuring the voltage across its terminals.

The BOS1921 also features an embedded sensing comparator that can be configured to automatically trigger an already programmed waveform.

The GPIO pin can inform the MCU that a sensing voltage event occurred or a triggered waveform has finished playing using <u>GPIOSEL[2:0]</u> bits. Voltage sensed is available with <u>SENSE\_VALUE[11:0]</u> bits, which can be read at any time when sensing is activated (<u>CONFIG.SENSE</u> bit set to 0x1) and is useful for MCU-based customized sensing algorithms. See section 6.4 for more detail.

The sensing resolution can be selected between 7.6 mV and 54.5 mV as detailed in Table 11.



#### Table 11: Sensing Ranges List

REGISTER	REGISTER VALUE	INPUT RANGE (V)	SENSING RESOLUTION (V)
CONFIG.GAINS	0x1	±13.25	0.0076
CONFIG.GAINS	0x0	±95	0.0545

#### 6.2.5 Continuous Mode

With RAM Synthesis or RAM Playback mode, it is possible to play a waveform for an indefinite amount of time without the intervention of an external MCU. This feature is well suited for cooling or micropump applications that need to operate for long periods of time while minimizing overall system power and resource usage.

#### 6.2.6 SLEEP Mode

When no output waveform is being requested, no sensing is needed and the output is disabled (bit OE set to 0x0), the BOS1921 can enter in one of its two low-power modes by the use of the bit DS: IDLE or SLEEP mode. By default, power mode is IDLE (bit DS set to 0x0). SLEEP mode is selected when bit DS is set to 0x1.

In SLEEP mode, the BOS1921 preserve its RAM and the contents of the registers by default (<u>RET</u> bit set to 0x0). By setting <u>RET</u> bit set to 0x1, SLEEP mode does not preserve RAM and neither the contents of the registers to reduce the power consumption. Note that to reduce the total quiescent current of the device, the following should be done:

- Disabled state retention (set RET bit to 0x1)
- Power off VDDIO supply.

The BOS1921 wakes up from SLEEP mode when a communication occurs on its I<sup>2</sup>C/I3C interface (the data will not have any effect on the configuration of the registers).

## 6.2.7 Low Latency Startup

The BOS1921 features a fast start-up time. From IDLE or SLEEP mode, the device takes less than 300 µs to start playing the waveform. That makes the BOS1921 a very small contributor to system latency.

#### 6.2.8 Device Reset

The BOS1921 device has software-based reset functionality. When <u>RST</u> bit is set to 0x1, all registers are set to their default value and IC goes in IDLE mode. If a waveform is playing, output safely goes back to 0 V.

#### 6.2.9 Device Synchronization

Multiple BOS1921 devices can be synchronized using SYNC pin to play haptic waveforms simultaneously on their respective piezo actuator with a phase delay of less than 2  $\mu$ s between them.

Synchronization is achieved by connecting the SYNC pin of all devices with each other. A 10 k $\Omega$  pull-up resistor is needed between SYNC node and V<sub>DDIO</sub>. Before playing waveforms on all devices with <u>OE</u> set to 0x1, <u>SYNC</u> bit of each device must be set to 0x1. The devices will then wait on each other before starting to play the waveform and will synchronize the haptic waveforms within less than 2 µs during playback. SYNC pin must be tied to ground if unused.



## 6.2.10 Adjustable Current Limit

The maximum current of the power converter must be limited to avoid damage to both the  $L_1$  inductor and the BOS1921 device by selecting the proper  $R_{sense}$  value (see section 7.5.3). The current flowing in the  $L_1$  inductor is determined by the BOS1921 by measuring the voltage drop across  $R_{sense}$  placed between RP/VDD and RM pins.

The IC current limit must be selected in combination with the current saturation limit of the inductor chosen to enable enough energy to and from the piezo actuator. The solution should be tested during its worst-case operation to ensure that the BOS1921 meets the bandwidth requirement of the application.

## 6.2.11 Internal Charge Pump

The BOS1921 has an internal 5 V charge pump which requires a 0.1  $\mu$ F capacitor (C<sub>HV</sub>) with a 6.3 V voltage rating or more to be connected on HV pin.

#### 6.2.12 Energy Recovery

The BOS1921 IC implements bidirectional power transfer: input to output, and output to input. Such architecture enables the recovery of the energy accumulated on the capacitive load and transfers it back to the input. The internal controller automatically determines the direction of the power flow during waveform playback.

#### 6.2.13 Unidirectional Power Input (UPI)

The BOS1921 can sink and source current from the power delivery network (PDN) during normal operation thanks to its energy recovery feature. If the PDN can't sink current (e.g., if the device is powered by batteries), the Unidirectional Power Input (UPI) must be configured by setting UPI bit to 0x1. UPI allows the device to appear as a resistive load to the power supply (the device only sinks current) and reducing RMS current flowing in the PDN. UPI does not affect the efficiency of the BOS1921, but it causes the following to happen:

- First, power is drawn from the input source when the amplitude of the output waveform increases.
- Second, energy recovered accumulates on the input capacitor (C<sub>VDD</sub>) when the amplitude of the output waveform decreases.

Energy accumulation on the  $C_{VDD}$  capacitor causes the voltage at VDDP pin to increase, as shown in Figure 16. The voltage increase can be adjusted by first calculating the maximum energy that may be recovered from the load and then sizing  $C_{VDD}$  appropriately to achieve the desired voltage increase (see section 7.5.5). Voltage at VDDP pin should never exceed 5.5 V.








Figure 15: Block diagram of the Unidirectional Power Input (UPI)




Figure 16: Voltage increases at VDDP pin during energy recovery when bit UPI is set to 0x1,  $C_{VDD} = 100 \ \mu$ F,  $C_{Load} = 100 \ n$ F

## 6.2.14 Adjustable Internal Clock

The internal BOS1921 clock oscillator frequency is trimmed during fabrication (using hardware fuses, see Figure 34) and the <u>TRIM</u> register allows it to be adjusted. It is not recommended to adjust theses settings, but the feature can be used to match the BOS1921 internal clock to the frequency of the external system clock, thereby adjusting the FIFO read-out rate. This might be needed to minimize waveform distortion if the user writes waveform data at a constant rate to the FIFO, without managing space available in it. To successfully adjust internal clock frequency, <u>OE</u> bit needs to be set to 0x0.



The internal oscillator can be adjusted with the following sequence:

- 1. Set <u>CONFIG.OE</u> bit to 0x0.
- 2. Set <u>TRIM.TRIMRW[1:0]</u> bits to 0x1 to latch the Hardware Fuses to Trim Block and push them to the <u>TRIM</u> register, or set <u>TRIM.TRIMRW[1:0]</u> bits to 0x2 to push the last used value to the TRIM register.
- 3. Wait 1 ms.
- 4. Read <u>TRIM.TRIM\_OSC[5:0]</u> bits (using bits <u>COMM.RDADDR[4:0]</u>) to get the internal oscillator Hardware Fuse value.
- 5. Set <u>TRIM.TRIM\_OSC[5:0]</u> bits to the desired value and set <u>TRIM.TRIMRW[1:0]</u> bits to 0x3 in the same write operation (keep other bits the same).

The same procedure can be used to adjust the internal 1.8 V regulator voltage (pin REG) using bits <u>TRIM.TRIM\_REG[2:0]</u> instead of <u>TRIM.TRIM\_OSC[5:0]</u> bits.

## 6.2.15 Fault and Warning Behaviour

This section lists the various faults detected by the device. Note that faults detected by the device may be caused by the following:

- Device operating outside of its safe operating conditions.
- Wrong component value (e.g., *R*<sub>sense</sub>, *C*<sub>HV</sub>, *C*<sub>VDD</sub> or *L*<sub>1</sub>).
- Noise induced by improper printed circuit board layout.

## 6.2.15.1 Overvoltage Fault

The overvoltage fault is triggered to prevent damage when voltage level on OUT+ or OUT- pin relative to  $V_{BUS}$  voltage is outside safe operating conditions. The fault is triggered in the following situations:

- When playing haptic waveforms with high gain in the following conditions:
  - OE bit set to 0x1.
  - <u>SENSE</u> bit set to 0x0.
  - GAIND bit set to 0x0.
  - $\circ \quad \mbox{Voltage level on OUT+ pin relative to $V_{BUS}$ is above 100 V or voltage level on OUT- pin relative to $V_{BUS}$ is below -100 V.}$
- When playing haptic waveforms with low gain in the following conditions:
  - $\circ$  <u>OE</u> bit set to 0x1.
  - <u>SENSE</u> bit set to 0x0.
  - GAIND bit set to 0x1.
  - $\circ$  Voltage level on OUT+ pin relative to V<sub>BUS</sub> is above 14 V or voltage level on OUT- pin relative to V<sub>BUS</sub> is below -14 V.
- When using piezo actuator sensing with high gain in the following conditions:
  - OE bit set to 0x1.
  - SENSE bit set to 0x1.
  - GAINS bit set to 0x0.
  - Voltage level on OUT+ pin relative to V<sub>BUS</sub> is above 100 V or voltage level on OUT- pin relative to V<sub>BUS</sub> is below -100 V.

**Confidential** 



- When using piezo actuator sensing with low gain in the following conditions:
  - <u>OE</u> bit set to 0x1.
  - SENSE bit set to 0x1.
  - GAINS bit set to 0x1.
  - $\circ$  Voltage level on OUT+ pin relative to V<sub>BUS</sub> is above 14 V or voltage level on OUT- pin relative to V<sub>BUS</sub> is below -14 V.

If an overvoltage condition is detected during waveform generation, the following events occur:

- <u>IC STATUS.OVV</u> fault bit is set.
- IC STATUS.STATE[1:0] bits are changed to 0x3 (ERROR state).
- Output voltage ramp down to VDD.

The <u>OVV</u> bit will clear automatically and the BOS1921 state will change to IDLE (bits <u>STATE[1:0]</u> set to 0x0) with the following conditions:

- <u>OE</u> bit is 0x0.
- Output voltage is lower than the maximum allowed V<sub>OUT(FS)</sub>.

#### 6.2.15.2 Output Short Circuit Fault

The BOS1921 has an output short circuit protection to prevent excessive current to flow because of a shorted load. In case a short circuit is detected, the following events occur:

- <u>IC\_STATUS.SC</u> fault bit is set.
- IC STATUS.STATE[1:0] bits are changed to 0x3 (ERROR state).
- Output voltage ramp down to VDD.

The <u>SC</u> bit will clear automatically and the BOS1921 state will change to IDLE (bits <u>STATE[1:0]</u> is 0x0) with the following conditions:

- Bit <u>OE</u> is 0x0.
- Output voltage is lower than the maximum allowed V<sub>OUT(FS)</sub>.

#### 6.2.15.3 Over Temperature Fault

The BOS1921 has an internal temperature sensor that puts the BOS1921 in ERROR state in case the die junction temperature exceeds 145 °C. In this case, the following events occur:

- <u>IC STATUS.OVT</u> fault bit is set.
- IC STATUS.STATE[1:0] bits are changed to 0x3 (ERROR state).
- Output voltage ramp down to VDD.

The <u>OVT</u> bit will clear automatically and the BOS1921 state will change to IDLE (<u>STATE [1:0]</u> bits are 0x0) with the following conditions:

- <u>OE</u> bit is 0x0.
- Output voltage is lower than the maximum allowed V<sub>OUT(FS)</sub>.

The low power dissipation of the BOS1921 makes it unlikely that its temperature will reach 145 °C even when it is continuously operated at the maximum  $Z_L$  in the operating temperature range  $T_A$ .



## 6.2.15.4 Under Voltage Fault

The BOS1921 monitor  $V_{BUS}$ , and if its voltage is below 2.875 V during waveform generation, the following events occur:

- <u>IC STATUS.UVLO</u> bit is set.
- IC STATUS.STATE[1:0] bits are changed to 0x3 (ERROR state).
- Output voltage ramp down to V<sub>DD</sub>.

<u>UVLO</u> bit will self-clear and the BOS1921 state will change to IDLE (<u>STATE[1:0]</u> bits are set to 0x0) with the following conditions:

- <u>OE</u> bit is 0x0.
- Output voltage is lower than the maximum allowed V<sub>OUT(FS)</sub>.

## 6.2.15.5 Current Detection Status Fault

For proper operation, the BOS1921 monitors the current using  $R_{sense}$  resistor connected to RP and RM pins. If no current is detected during waveform generation, the following event occurs:

- <u>IC\_STATUS.IDAC</u> fault bit is set.
- <u>IC STATUS.STATE[1:0]</u> bits are changed to 0x3 (ERROR state).

Typically, <u>IDAC</u> bit is set when  $R_{sense}$  or  $L_1$  is disconnected.

To recover from an IDAC error, a software reset must be done using <u>CONFIG.RST</u> bit. <u>IC\_STATUS.IDAC</u> bit does not self-clear.

## 6.2.15.6 Maximum Power Warning

During waveform playback, if the current in *R*<sub>sense</sub> is equal or greater to the current limit defined in section 7.5.3, a maximum power warning is raised, and the following happens:

- IC STATUS.MXPWR warning bit is set.
- IC STATUS.STATE[1:0] bits remain 0x2 (RUN state).
- The waveform continues to play but is likely distorted.

<u>IC STATUS.MXPWR</u> bit does self-clears when the current in *R*<sub>sense</sub> is lower than current limit defined in section 7.5.3.

## 6.2.15.7 Brownout

The BOS1921 has internal brownout protections and if  $V_{REG}$  goes below 1 V. In this case, the following event occurs:

• The chip issues a reset signal, and all registers are set to their default values.

When  $V_{REG}$  goes back to its specified operating voltage, the BOS1921 will be in IDLE state (<u>STATE[1:0]</u> bits set to 0x0).

## 6.2.16 Output Timeout

Setting <u>TOUT</u> bit to 0x1 enables a timeout mechanism that forces the BOS1921 into SLEEP mode if no new communication has been received within 4 ms while playing a waveform in Direct or FIFO mode (<u>PLAY\_MODE[1:0]</u> bits set to 0x0 or 0x1).



More specifically, the BOS1921 enters SLEEP mode when the following conditions are met:

- <u>COMM.TOUT</u> bit is set to 0x1.
- <u>CONFIG.OE</u> bit is set to 0x1.
- <u>PLAY MODE[1:0]</u> bits are set to 0x0 or 0x1.
- The FIFO is empty when using FIFO mode (<u>PLAY\_MODE[1:0]</u> bits set to 0x1).
- The BOS1921 did not receive any communication on its digital interface for more than 4 ms.

### 6.2.17 Interrupt

The BOS1921 features interrupt capabilities for different events enabled with the <u>INT\_ENABLE</u> register. The status of interrupts is read with the <u>INT\_STATUS</u> register.

The GPIO pin can be used to notify the MCU when one of the interrupts has occurred by setting <u>GPIOSEL[2:0]</u> bits set to 0x5.

There are up to 7 distinct interrupt events that can be configured. Each event can be enabled by programming the corresponding bit in the <u>INT\_ENABLE</u> register. When the condition corresponding to the event is true, the corresponding bit in the <u>INT\_STATUS</u> register is set.

All the <u>INT STATUS</u> register bits are automatically cleared when:

- INT STATUS register is read
- A soft reset is performed
- Device goes to SLEEP

The <u>INT STATUS</u> register bits is not cleared when setting its corresponding <u>INT ENABLE</u> register bits to 0x0.

Note the following:

- If the interrupt condition is already *true* when the interrupt is enabled, the interrupt can be immediately triggered and its corresponding <u>INT\_STATUS</u> register bits will be set to 0x1.
- It is recommended to clear any existing interrupt by reading <u>INT\_STATUS</u> register after enabling interrupts.
- After clearing an interrupt by reading the <u>INT\_STATUS</u> register, the interrupt will not be set again before the conditions are first *false* and then *true* again.

Note that the desired <u>PLAY\_MODE</u> bits should be set prior to configure interrupts.



The <u>INT\_ENABLE</u> register can be used to enable interrupts on the following events:

- IE FHE bit enables an interrupt when FIFO is at least half empty. Interrupt triggers when FIFO is more than half empty.
- <u>IE STCHG</u> bit enables an interrupt when the BOS1921 state change. Interrupt triggers when <u>STATE[1:0]</u> bits changed.
- <u>IE MXERR</u> bit enables an interrupt when there is a difference between the waveform played on the output and the setpoint.
- <u>IE SENSF</u> bit enables an interrupt when a sensing event occurred, i.e., it triggers when <u>SENS\_FLAG</u> bit is set to 0x1.
- <u>IE PLAY</u> bit enables an interrupt when the waveform playback status is set, i.e., it triggers when <u>PLAYST</u> bit is set to 0x1.
- <u>IE MAXP</u> enables an interrupt when a maximum power error occurred, i.e., it triggers when <u>MXPWR</u> bit is set to 0x1.
- <u>IE ERR</u> enables an interrupt when the BOS1921 state changes for ERROR, i.e., it triggers when <u>STATE[1:0]</u> bits are set to 0x3.

The following sequence presents an example on how to use the interrupt feature along with FIFO mode:

- 1. Set <u>CONFIG.PLAY MODE[1:0]</u> bits to 0x1 to select FIFO mode.
- 2. Set bit <u>CONFIG.OE</u> to 0x1 to enable the output.
- 3. Set <u>INT\_ENABLE.IE\_FHE</u> bit to 0x1 to enable the interrupt when the FIFO is half empty.
- 4. Set <u>COMM.RDADDR[4:0]</u> bits to 0x1F and read the <u>INT STATUS</u> register to clear existing interrupt.
- 5. Set <u>GPIOSEL[2:0]</u> bits to 0x5 to output the interrupt on the GPIO pin.
- 6. Set <u>COMM.RDADDR[4:0]</u> bits to 0x11, read <u>FIFO STATE</u> register and use <u>FIFO STATE.FIFO SPACE[9:0]</u> bits to determine space available in FIFO for new data.
- 7. Write as many 12-bit waveform data as possible according to space available in FIFO into the <u>REFERENCE</u> register.
- 8. Wait for a falling edge on the GPIO pin to occur, which indicates an interrupt occurred.
- 9. Set <u>COMM.RDADDR[4:0]</u> bits to 0x1F and read the <u>INT\_STATUS</u> register. The <u>INT\_STATUS.IS\_FHE</u> bit should be 0x1 and will be immediately cleared after reading register.
- 10. Repeat steps 5 to 8 until the desired waveform is completed.

# 6.3 Digital Interface

A MIPI I3C slave port enables communication with the BOS1921. I3C is backward compatible with legacy I<sup>2</sup>C devices, but I3C bus supports significantly higher speed. It is used to write data to the registers, whose content can also be read back.

## 6.3.1 General Communication Protocol

The controller (master) MCU can transfer data with the target (slave) BOS1921 using I3C or I<sup>2</sup>C standards.



## 6.3.1.1 Write Transactions

Both I<sup>2</sup>C and I3C can do write transactions with the following:

- The first byte contains the register address corresponding to the register to write to.
- Two bytes of register data; the first byte corresponds to the MSBs of the register data and the second byte corresponds to the LSBs of register data.

To write more than one register, three behaviours are possible:

- Register address = 0x00: All subsequent 2-byte words will automatically be written to the <u>REFERENCE</u> register. The communication frame must be stopped from accessing the other registers.
- 2. <u>STR</u> bit set to 0x1: The register address other than 0x00 will automatically be incremented every two bytes to allow writing multiple registers in the same transmission frame and reduce the number of bits used in the communication. The communication frame must be stopped to skip the remaining register addresses.
- 3. <u>STR</u> bit set to 0x0: A byte of address for each target register must be sent (no automatic address incrementation).

#### 6.3.1.2 Read transactions

Each communication transaction returns two bytes of data corresponding to the value of the register whose address is specified in <u>RDADDR[4:0]</u>. Burst reads are not supported, i.e., it is not possible to read multiple registers in a single access. However, the <u>RDADDR[4:0]</u> bits can automatically be incremented by 1 after each read by setting <u>RDAI</u> bit to 0x1. This allows setting <u>RDADDR[4:0]</u> bits once with the address of the first register to be read, then issuing a sequence of reading accesses to read a series of registers.

## 6.3.2 I3C Interface

The I3C target (slave) functionality implemented in the BOS1921 is based on MIPI<sup>®</sup> Alliance Specification for I3C<sup>SM</sup>, version 1.1.1. I3C is a 2-wire bidirectional serial bus which always has one controller (master) and one or more targets (slaves). The two wires are designated SDA and SCL: SDA is a bidirectional data signal, SCL is a clock signal. They connect respectively to BOS1921 SDA and SCL pins.

PIN NAME	PIN DESCRIPTION
SDA	Bidirectional Data Signal
SCL	Controller (Master) Clock Signal

Table 12: Serial interface pin description

I3C communication is initiated by the controller (master) which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions. All I3C communication occurs within a frame. The basic frame begins with a START, followed by the header, the data, and a STOP (see Figure 17 for more details). The header following a START allows for bus arbitration. The controller (master) uses the header to address target (slave) device(s). Each target is addressed by a unique 7-bit slave address plus a read-write bit.








Figure 17: Typical I3C write communication frame

The I3C bus uses transitions on SDA while the clock is at logic high to indicate START and STOP conditions. A high-to-low transition on the SDA signal indicates a START, and a low-to-high transition indicates a STOP. All devices share the same SDA signals through a bidirectional bus using a wired-AND connection. The data transition on SDA must occur while the clock period is low.

The implemented I3C target of the BOS1921 has a legacy I<sup>2</sup>C default static address (7'h44). The 4 LSBs of the address can be changed by assigning the I2C\_ADDR bits. The BOS1921 will act as an I<sup>2</sup>C target using that address up until it is assigned a dynamic address. Once assigned a dynamic address, the BOS1921 will only operate as an I3C target until it is reset.

A 50 ns spike filter is included in the BOS1921. By default, the spike filter is active at power up. To operate in I3C, the user first needs to write to the broadcast address 0x7E at I2C speed. The filter will automatically be deactivated, and the user can then use I3C communication speed.

## 6.3.2.1 I<sup>2</sup>C Communication

BOS1921

**Product Datasheet** 

The BOS1921 acts by default as an I<sup>2</sup>C slave using its static address (7'h44). Figure 18 shows a basic datatransfer sequence with I<sup>2</sup>C static addressing. Following a START, the master device generates the 7-bit slave address and the read-write (R/W) bit to communicate with a slave device. The slave device then holds the SDA signal low during the next clock period to indicate acknowledgment to the master. When this acknowledgment occurs, the master transmits the next byte(s) of the sequence.

There are two addresses used to access a register. The first is the slave address used to select the BOS1921. The second address is an 8-bit register address sent in the first byte transferred in a write operation. The register address points to a specific register (section 6.10). Automatic increments of address pointer can be set using STR bit. The address pointer is automatically incremented every two bytes, allowing continuous write operations.










Figure 18: Basic data transfer write sequence with I<sup>2</sup>C static addressing

Figure 19 presents a typical communication sequence in I<sup>2</sup>C. MSB is always sent first.

A typical write sequence from power up is the following:

- 1. Write with static address 0x44 with dummy data to wake-up the device.
- 2. Configure registers as needed.

Figure 20 presents a single communication transaction to access several main registers using <u>STR</u> bit set to 0x1 to access several main registers.

A 50 ns spike filter is included and activated at power up.

	ata write						1		Γ	] [			Т
master S	5 1	.000100	0		8-bit register address			8-bit data (msb)		][	8-bit data (lsb)		
slave				А		A			A	][		A	
Da	ata read		_				-				_		
master S	5 1	.000100	1			A	]			NA	Р		
slave				Α	8-bit data (msb)		]	8-bit data (lsb)					

Figure 19: Typical data-transfer sequences with I<sup>2</sup>C static addressing






Figure 20: Typical data-transfer sequences with  $l^2C$  static addressing with <u>STR</u> bit set to 0x1

#### 6.3.2.2 I3C Communication

BOS1921 I3C interface is compliant with MIPI<sup>®</sup> Alliance Specification for I3C<sup>SM</sup>, version 1.1.1 and features the following:

- 1. Target (slave) only
- 2. SDR (Single Data RATE) up to 12.5 MHz
- 3. I<sup>2</sup>C compatibility with static address: 7'h44
- 4. Supports basic Common Command Codes (CCC) (see Table 13 for more details)
- 5. Does not support Hot Join (HJM)
- 6. Does not support In-Band Interrupt (IBI)
- 7. Provisional ID = 0x08A207814000 (see Table 14 or more details)
- 8. Bus Characteristic Register = 0x00
- 9. Device Characteristic Register = 0x25

#### Table 13: Common Command Codes (CCC) support

COMMAND NAME	ТҮРЕ	CODE	DESCRIPTION
ENEC	Broadcast	0x00	Enable events command
DISEC	Broadcast	0x01	Disable events command
ENTAS0	Broadcast	0x02	Enter activity state 0
ENTAS1	Broadcast	0x03	Enter activity state 1
ENTAS2	Broadcast	0x04	Enter activity state 2
ENTAS3	Broadcast	0x05	Enter activity state 3
RSTDAA	Broadcast	0x06	Reset dynamic address assignment
ENTDAA	Broadcast	0x07	Enter dynamic address assignment
ENEC	Direct	0x80	Enable events command
DISEC	Direct	0x81	Disable events command
ENTASO	Direct	0x82	Enter activity state 0

# Confidential



BOS1921 Product Datasheet

COMMAND NAME	ТҮРЕ	CODE	DESCRIPTION
ENTAS1	Direct	0x83	Enter activity state 1
ENTAS2	Direct	0x84	Enter activity state 2
ENTAS3	Direct	0x85	Enter activity state 3
RSTDAA	Direct	0x86	Reset dynamic address assignment
SETNEWDA	Direct	0x88	Set new dynamic address
GETPID	Direct	0x8D	Get provisional ID
GETBCR	Direct	0x8E	Get bus characteristics register
GETDCR	Direct	0x8F	Get device characteristics register
GETSTATUS	Direct	0x90	Get device status
GETCAPS	Direct	0x95	Get HDR Capability

Table 14: Defaults provisional ID details

FIELD	WIDTH	VALUE
Provisional ID (default)	48	0x08A207814000
Manufacturer ID	15	0x0451
Part ID	16	0x0781
Instance ID	4	0x4 (I2C_ADDR[3:0])
Vendor Defined	12	0x000

The BOS1921 will operate as an I3C target (slave) only after it is assigned a dynamic address by the controller (master) using command ENTDAA with I<sup>2</sup>C timing constraints. A dummy write to address 0x7E can be performed prior to ENTDAA command to clear the 50 ns spike filter and enable communication at I3C speed without I<sup>2</sup>C constraints. A typical write sequence from devices power up is the following:

- 1. Send start condition with broadcast address 0x7E at I<sup>2</sup>C speed to clear I<sup>2</sup>C spike filter.
- 2. Send ENTDAA command.
- 3. Wake-up the chip with a dummy write.
- 4. Configure registers as needed.

## 6.3.3 Resolving I<sup>2</sup>C/I3C Address Conflicts

It is possible to connect multiple BOS1921 on the same I<sup>2</sup>C or I3C bus. By default, they all have the same address, so they all respond simultaneously to the same commands. However, it is possible to assign different addresses to each IC to allow accessing each one individually. The process requires to first configure the GPIO as a "Chip Select" before setting the I2C\_ADDR[3:0] bits. The procedure is the same for I<sup>2</sup>C or I3C protocols, but I3C mode requires the additional steps of resetting and reassigning the dynamic address after having set I2C\_ADDR[3:0] bits (see section 6.3.2.2).



The steps to reassign the I<sup>2</sup>C slave address are the following:

- 1. Set the <u>COMM.GPIODIR</u> bit to 0x1 bit to use the GPIO as an input.
- 2. Apply a logic level low on the target device GPIO pin.
- 3. Set the <u>SUP\_RISE.I2C\_ADDR[3:0]</u> bits with the desired target device address. The new address will take effect immediately.
- 4. Wait at least 1  $\mu$ s after the completion of the I<sup>2</sup>C access performed during the previous step, after which the GPIO pin no longer needs to be used to access to the target device.
- 5. Using the new I<sup>2</sup>C address, perform a register access to make sure that the address change was successful.

Note that in I3C Mode the <u>SUP\_RISE.I2C\_ADDR[3:0]</u> bits are used to set the 4-bit Instance ID (i.e., bits [15:12] of the Provisional ID, see Table 14).

# 6.4 Piezo Actuator Sensing

The BOS1921 can sense the voltage across a piezo actuator and use it as a force sensor. The sensed voltage can be read to implement a custom detection algorithm.

The device can also be configured to generate an event when a sensing voltage threshold has been crossed. The sensed voltage event can result in the following:

- 1. Sense Voltage Alert: alert a MCU of the sensed voltage event.
- 2. Sense Voltage Trigger for Automatic Haptic Playback: The communication frame must be stopped to access other registers.

The following notes apply to the piezo actuator sensing feature:

- The <u>CONFIG.SENSE</u> bit activates the sensing of the actuator voltage without forcing a voltage on OUT+ and OUT- pins. This bit allows the piezo actuator voltage to vary freely as the user physically interacts with it.
- The <u>CONFIG.OE</u> bit enables the measurement of the HV pin voltage by the device, which is required for sensing feature to work.
- No haptic waveform must be being played while setting <u>CONFIG.SENSE</u> bit to 0x1. Wait until the <u>IC\_STATUS.PLAYST</u> bit is 0x1 before setting <u>CONFIG.SENSE</u> bit to 0x1.
- When sensing is activated, no haptic waveform can be output.
- One can activate piezo actuator sensing feature after playing a haptic waveform by simply setting the <u>CONFIG.SENSE</u> bit to 0x1 (no need to reset the <u>CONFIG.OE</u> bit to 0x0 and set it back to 0x1).

## 6.4.1 Sensed Voltage Reading

The sensed voltage can be read at any time to implement more complex sensing algorithms running in a MCU such as slope detection or voltage profile pattern recognition.

When sensing is activated, sensed voltage is continually updated and pushed to the <u>SENSE VALUE</u> register so the latest value can be read at any time. There is no required reading rate.

Note that <u>SENSE\_VALUE[11:0]</u> bits set to 0x0 means that the differential voltage is 0 V. However, when the circuit is in sensing and no signal is generated by a piezo actuator, a negative differential voltage of approximately -350 mV is read.



The following bits of the <u>SENSE\_VALUE</u> register are used to read sensed voltage:

- <u>SENSE VALUE[11:0]</u> bits are the 12-bit signed representation of the sensed voltage.
- <u>SENSE</u> bit indicates if sensing mode is activated.

## 6.4.1.1 Polling Sequence Example

A typical communication sequence to poll the sensed voltage is as follows:

- 1. Set <u>CONFIG.ONCOMP</u> to 0x0 to prevent sensed voltage from triggering a sensing event.
- 2. Set <u>CONFIG.SENSE</u> to 0x1 to enable piezo actuator sensing.
- 3. Set <u>CONFIG.OE</u> to 0x1 to start sensing.
- 4. Read <u>SENSE VALUE[11:0]</u> bits.
- 5. Repeat the step 4) as needed.

## 6.4.2 Sense Voltage Alert

An internal sensing comparator allows to detect when the sensed voltage on the piezo actuator crosses a configurable threshold voltage. When the detection conditions are met, the <u>SENSE\_FLAG</u> bit is set to 0x1. The SENSE\_FLAG bit can be reset by reset <u>ONCOMP</u> bit to 0x0.

The sensing voltage alert settings are the following:

- <u>CONFIG.ONCOMP</u> bit enables the embedded comparator which triggers the alert. It must be set to 0x1 to enable comparison.
- <u>SENSING.SIGN</u> defines whether the voltage feedback value must be above or below the threshold for the detection to succeed.
- <u>SENSING.REP[2:0]</u> bits define how long the voltage must be above or below the threshold for detection to succeed (hold time).
- <u>SENSING.STHRESH[11:0]</u> bits define a differential voltage threshold to be crossed for the detection to succeed.
- <u>SENSE VALUE.SENSE FLAG</u> bit indicates when a detection has occurred.
- <u>COMM.GPIOSEL[2:0]</u> bits set to 0x6 configure the GPIO pin to indicate when a sense voltage alert has occurred (note that the interrupt mechanism can also be used by setting <u>GPIOSEL[2:0]</u> to 0x5).

## 6.4.3 Sense Voltage Trigger for Automatic Haptic Playback

The BOS1921 can detect force on the piezo actuator and automatically play a pre-programmed waveform using FIFO (section 6.6), RAM Playback (section 6.7) or RAM Synthesis (section 6.8) modes with minimal intervention needed by the MCU.

GPIO pin can notify the MCU that the waveform playback is completed.



The following is used to enable and monitor Automatic Haptic Playback:

- A waveform must be armed (see section 6.8.7 for an example). The waveform must be armed again each time an automatic waveform playback occurs.
- <u>CONFIG.SENSE</u> bit enables piezo actuator sensing. The bit self-clears and must be enabled again each time an automatic waveform playback occurs.
- <u>CONFIG.ONCOMP</u> bit enables the embedded comparator which triggers the automatic waveform playback. <u>ONCOMP</u> bit must be disabled and then enabled again each time an automatic waveform playback occurs.
- <u>CONFIG.AUTO</u> bit enable Automatic Haptic Playback. The bit self-clears and must be enabled again each time an automatic waveform playback occurs.
- <u>SENSE VALUE.SENSE FLAG</u> bit indicates when a detection has occurred.
- <u>IC STATUS.PLAYST</u> bit indicates when waveform playback has finished.
- <u>COMM.GPIOSEL[2:0]</u> bits set to 0x6 configure the GPIO pin to notify that a sense voltage event has occurred. Note that the interrupt mechanism can also be used by setting <u>GPIOSEL[2:0]</u> to 0x5.

## 6.4.3.1 Sequence Example for Button Press Sensing with Automatic Playback

A typical communication sequence to configure a press button Automatic Haptic Playback is as follows:

- 1. Program waveform using RAM Playback (section 6.5) or RAM Synthesis (section 6.8) mode.
- 2. Set <u>COMM.GPIOSEL[2:0]</u> to 0x6 to be notified on the GPIO pin that a sense voltage event has occurred.
- 3. Set <u>SENSING.REP[2:0]</u> to 0x5 to set 2048 µs hold time.
- 4. Set <u>SENSING.THRESH[11:0]</u> to 0x7 to set 750 mV threshold.
- 5. Set <u>CONFIG.SIGN</u> bit to 0x0 to trigger on a voltage above the threshold (detect an increasing voltage).
- 6. Set <u>CONFIG.AUTO</u> bit to 0x1 to play a pre-programmed RAM Playback or RAM Synthesis waveform automatically on a successful detection.
- 7. Set <u>CONFIG.ONCOMP</u> bit to 0x1 to enable the embedded sensing comparator.
- 8. Set <u>CONFIG.SENSE</u> bit to 0x1 to enable piezo actuator sensing.
- 9. Set <u>CONFIG.OE</u> bit to 0x1 to start sensing.

Note that all bits in <u>CONFIG</u> register may be set in the same  $I^2C/I3C$  instruction.



### 6.4.3.2 Sequence Example for Button Release Sensing with Automatic Playback

Once a detection occurred, sensing can be set again for a release button Automatic Playback using a communication sequence as follows:

- 1. Set <u>CONFIG.ONCOMP</u> bit to 0x0 to reset the sensing comparator.
- 2. Arm the next waveform depending on playback mode used as follows:
  - a. RAM Playback: issue an <u>RAM PLAYBACK</u> WFS command.
  - b. RAM Synthesis: issue an <u>RAM Synthesis</u> WFS command
- 3. Set <u>SENSING.REP[2:0]</u> to 0x5 to set 2048 μs hold time.
- 4. Set <u>SENSING.THRESH[11:0]</u> bits to 0xFFE to set -200mV threshold.
- 5. Set <u>CONFIG.SIGN</u> to 0x1 to trigger a haptic playback on voltage below the threshold (detect a decreasing voltage).
- 6. Set <u>CONFIG.ONCOMP</u> to 0x1 to enable the sensing comparator.
- 7. Set <u>CONFIG.SENSE</u> bit to 0x1 to enable piezo actuator sensing.
- 8. Set <u>CONFIG.AUTO</u> bit to 0x1 to play a pre-programmed RAM Playback or RAM Synthesis waveform automatically on a successful detection.
- 9. Set <u>CONFIG.OE</u> to 0x1 to start sensing.

Note that all bits in <u>CONFIG</u> register may be set in the same  $I^2C/I3C$  instruction.

## 6.5 Direct Mode

In Direct mode (<u>PLAY\_MODE[1:0]</u> bits set to 0x0), the haptic waveform samples are played as they are sent from the host MCU to the <u>REFERENCE</u> register. The rate at which the data is read to generate the haptic waveform is set by <u>PLAY\_SRATE[2:0]</u> bits. An interpolation is done between user samples to generate the output waveform when <u>PLAY\_SRATE[2:0]</u> bits are 0x1 to 0x7.

Data management and synchronization can be facilitated by setting <u>GPIO[3:0]</u> bits to 0x6 to allow the corresponding GPIO to generate an interruption that notifies the MCU when the BOS1921 is ready to receive the next sample. Interpolation between user samples is done to generate the output waveform.

In Direct mode, the RAM is not used, and its content previously written using RAM Playback mode (section 6.7) or RAM Synthesis mode (section 6.8) is preserved.

Note that waveforms should begin and end with 0 V amplitude.

#### 6.5.1 Typical Operation Sequence

The following sequence shows how to use Direct mode to play haptic waveforms:

- 1. Set <u>COMM.GPIOSEL[2:0]</u> bits to 0x1 to monitor when one more sample is ready to be sent.
- 2. Set <u>CONFIG.PLAY MODE[1:0]</u> bits to 0x0 to select Direct mode.
- 3. Set <u>CONFIG.OE</u> bit to 0x1 to enable output.
- 4. Write a waveform sample to the <u>REFERENCE[11:0]</u> bits.
- 5. On a GPIO pin falling edge, go to step 4. to send the next waveform sample to the device.
- 6. Set <u>CONFIG.OE</u> bit to 0x0 once the desired waveform is completed.

## 6.6 FIFO Mode

In FIFO mode, the device uses RAM to implement a 1024-sample FIFO. The FIFO entries are appended every time waveform data is written in the <u>REFERENCE</u> register. When output is enabled, the FIFO entries



are read automatically out of the FIFO at a rate set by <u>PLAY\_SRATE[2:0]</u> bits to output a haptic waveform. An interpolation is done between user samples to generate the output waveform when <u>PLAY\_SRATE[2:0]</u> bits are 0x1 to 0x7.

Note the following:

- For waveform playback streaming, the FIFO data write rate must match the readout rate of the waveform playback set by <u>PLAY\_SRATE[2:0]</u> bits to always keep valid data inside the FIFO. The <u>PLAYST</u> bit is set to 0x1 when the FIFO becomes empty, causing the FIFO to hold the last valid data and keep the output waveform in a steady state.
- Burst data transfers can be used to minimize the communication interface usage. Packets of 16-bit words can be sent in the same data payload to be written in the FIFO. The <u>FULL</u> bit is set when the FIFO becomes full and cannot accept more data. The <u>FIFO\_SPACE[9:0]</u> bits can be read to check available space before sending new data.
- Waveforms should begin and end with 0 V amplitude.
- In case <u>OE</u> bit is set to 0x0 during waveform playback, the output will ramp down automatically to 0 V and the remaining FIFO entries will be kept and played the next time <u>OE</u> bit is set to 0x1 again.
- The output will be ramped down automatically to 0 V once the FIFO is empty.

## 6.6.1 FIFO Depth

FIFO mode uses the RAM to implement the FIFO. Using FIFO mode with the default FIFO depth of 1024 locations could overwrite any waveform previously programmed using RAM Playback and RAM Synthesis modes.

FIFO mode can be used jointly with either RAM Synthesis or RAM Playback mode by configuring the FIFO dimension with a smaller number of RAM locations using the <u>FIFO DEPTH</u> command.

## 6.6.2 Typical Operation Sequence

The following sequence shows how to use FIFO mode to play haptic waveforms:

- 1. Set <u>CONFIG.PLAY MODE[1:0]</u> bits to 0x1 to select FIFO mode.
- 2. Set <u>CONFIG.OE</u> bit to 0x1 to enable the output.
- 3. Set <u>COMM.RDADDR[4:0]</u> bits to 0x11 and read <u>FIFO\_STATE</u> register.
  - a. If <u>FIFO\_STATE.FULL</u> bit is 0x1 skip to step 5.
  - b. If <u>FIFO\_STATE.FULL</u> bit is 0x0, use <u>FIFO\_STATE.FIFO\_SPACE[9:0]</u> bits to determine space available in FIFO for new data.
- 4. Write as many 12-bit waveform data as possible according to space available in FIFO into the <u>REFERENCE</u> register.
- 5. Repeat steps 3 and 4 until the desired waveform is completed.
- 6. Set <u>CONFIG.OE</u> bit to 0x0 once the desired waveform is completed.

In the above example, the output is enabled prior to start filling the FIFO with data. It is also possible to fill the waveform in the FIFO before enabling the output, and then add samples to the FIFO as needed.



## 6.7 RAM Playback Mode

In RAM Playback mode (<u>PLAY\_MODE[1:0]</u> bits set to 0x2), a point-by-point waveform need to be stored in chronological order in the RAM using <u>BURST RAM WRITE</u> command. The waveform is played when the output is enabled (<u>OE</u> bit is set to 0x1).

Note that waveforms should begin and end with 0 V amplitude.

### 6.7.1 RAM Programming

The samples are written to the RAM using <u>BURST RAM WRITE</u> command. More than one waveform can be stored in the RAM. The 2 kB RAM can store up to 1024 words of 16 bits. Each word is defined by 12-bit data in the same format as the <u>REFERENCE[11:0]</u> bits. Start and end addresses are defined using the <u>RAM PLAYBACK</u> command and indicate the samples to be fetched when the playback is initiated.

When playback starts, the data is read out sequentially at the sample rate set by <u>PLAY\_SRATE[2:0]</u> bits. An interpolation is done between user samples to generate the output waveform when <u>PLAY\_SRATE[2:0]</u> bits are 0x1 to 0x7.

Once the waveform has been played, it must be rearmed to be played again by writing the RAM start and end addresses again using the <u>RAM PLAYBACK</u> command. The waveform will immediately start if these addresses are set while <u>OE</u> bit is already set to 0x1.

No waveform should be playing while programming RAM to avoid unexpected behaviour.

#### 6.7.2 Continuous Waveform Playback

A waveform can be played continuously by using the <u>RAM PLAYBACK</u> command with the following field:

- 1. Set the <u>RPT</u> field to 0x1.
- 2. Set the <u>REPEAT START ADDRESS[9:0]</u> to the RAM address at which the desired continuous waveform starts.
- 3. Set the <u>END ADDRESS[9:0]</u> to the RAM address at which the desired continuous waveform goes back to the <u>REPEAT START ADDRESS[9:0]</u>.
- 4. Set the <u>START ADDRESS[9:0]</u> to the RAM address at which the waveform starts. The <u>START ADDRESS[9:0]</u> may be different or identical to the <u>REPEAT START ADDRESS[9:0]</u>.

The <u>RAM PLAYBACK</u> command allows playing an initial waveform segment only once before looping over an adjacent segment continuously. This is done by specifying a <u>REPEAT START ADDRESS[9:0]</u> located between the <u>START ADDRESS[9:0]</u> and the <u>END ADDRESS[9:0]</u>. The segment between <u>START ADDRESS[9:0]</u> and <u>REPEAT START ADDRESS[9:0]</u> will be played once, then the segment between <u>REPEAT START ADDRESS[9:0]</u> and <u>END ADDRESS[9:0]</u> will be repeated continuously. By specifying the <u>START ADDRESS[9:0]</u> the same as the <u>REPEAT START ADDRESS[9:0]</u>, the entire segment is repeated.

To end a waveform being played continuously, a new <u>RAM PLAYBACK</u> command must be issued with <u>RPT</u> field set to 0x0 and the <u>END ADDRESS[9:0]</u> equals to or greater than the <u>END ADDRESS[9:0]</u> of the previous command (the <u>START ADDRESS[9:0]</u> and <u>REPEAT START ADDRESS[9:0]</u> fields will be ignored). Specifying an <u>END ADDRESS[9:0]</u> greater than the previously entered <u>END ADDRESS[9:0]</u> allows a final waveform segment to be played only once. Specifying an <u>END ADDRESS[9:0]</u> smaller than the previous <u>END ADDRESS[9:0]</u> is not advised as it can result in unpredictable behaviour.



It is also possible to send consecutive <u>RAM PLAYBACK</u> commands with <u>RPT</u> field set to 0x1. When a segment is being played continuously and a new <u>RAM PLAYBACK</u> command is received with <u>RPT</u> field set to 0x1, the following applies:

- The <u>END ADDRESS[9:0]</u> of the new command must be equal to or greater than the previously entered <u>END ADDRESS[9:0]</u>.
- The REPEATED START ADDRESS of the new command must be smaller than or equal to the new END ADDRESS[9:0].
- The <u>START ADDRESS[9:0]</u> field is ignored.
- If REPEATED START ADDRESS is greater than the previous <u>END ADDRESS[9:0]</u>, the segment between the previous <u>END ADDRESS[9:0]</u> and the new REPEATED START ADDRESS, referred as the *middle segment*, will be played only once.
- It is not possible to play non-contiguous segments when <u>RPT</u> field is set to 0x1, i.e., the *middle segment*, between the two non-contiguous segments will always be played.

## 6.7.3 Typical Operation Sequences

The following sections show different methods of launching a haptic waveform using RAM Playback mode.

Note that any previous waveform must have finished playing before programming RAM.

## 6.7.3.1 Triggered Start Sequence

The triggered start sequence is used to start playing a haptic waveform after programming the <u>CONFIG.OE</u> bit to 0x1.

The sequence is the following:

- 1. If not already done, set <u>CONFIG.OE</u> bit to 0x0.
- 2. Set <u>CONFIG.PLAY MODE[1:0]</u> bits to 0x2 to select RAM playback mode.
- 3. Write waveform data to RAM using <u>BURST RAM WRITE</u> command. See section 6.7.5 for a detailed example.
- 4. Write the RAM start and end addresses using <u>RAM PLAYBACK</u> WFS command.
- 5. Set <u>CONFIG.OE</u> bit to 0x1 when ready for haptic waveform playback.
- 6. The haptic waveform starts playing.
- 7. <u>CONFIG.OE</u> bit self-clears once the waveform is completed.

## 6.7.3.2 Immediate Start Sequence

The immediate start sequence is used to start a haptic waveform playback after issuing the RAM PLAYBACK WFS command. The sequence requires the <u>CONFIG.OE</u> bit to be set to 0x1 before issuing the RAM PLAYBACK WFS command.



The sequence is the following:

- 1. If not already done, set <u>CONFIG.OE</u> bit to 0x0.
- 2. Set <u>CONFIG.PLAY MODE[1:0]</u> bits to 0x2 to select RAM playback mode.
- 3. Set <u>CONFIG.OE</u> bit to 0x1 to enable output.
- 4. Write waveform data to RAM using <u>BURST RAM WRITE</u> command. See section 6.7.5 for a detailed example.
- 5. Write the RAM start and end addresses using <u>RAM PLAYBACK</u> command.
- 6. The haptic waveform starts playing.
- 7. <u>CONFIG.OE</u> bit is set to 0x0 once the waveform is completed.

## 6.7.3.3 Sensing Detection Sequence

The sequence is used to start haptic waveform playback when previously establish sensing detection conditions are met. The sequence requires the <u>CONFIG.AUTO</u>, <u>CONFIG.ONCOMP</u> and <u>CONFIG.SENSE</u> bits to be set to 0x1.


The sequence is the following:

- 1. If not already done, set <u>CONFIG.OE</u> bit to 0x0.
- 2. Set <u>CONFIG.PLAY MODE[1:0]</u> bits to 0x2 to select RAM playback mode.
- 3. Write waveform data to RAM using <u>BURST RAM WRITE</u> command. See section 6.7.5 for a detailed example.
- 4. Write the RAM start and end addresses using <u>RAM PLAYBACK</u> command.
- 5. Configure sensing detection condition as per section 6.4.3.
- 6. Set <u>CONFIG.OE</u> bit 0x1 to enable output.
- 7. The haptic waveform starts playing once sense detection conditions are met.



### 6.7.4 Waveform Example

Table 15 RAM PLAYBACK waveform examples





## 6.7.5 I<sup>2</sup>C Communication Example

In RAM Playback, waveform samples need to be first stored in the RAM to be fetched later. A typical RAM programming sequence is presented in Figure 21 which consist of programming a waveform using 10 samples to be played. The <u>OE</u> bit is set to 0x1 to start playing immediately after the <u>RAM Playback</u> command is issued.

	I <sup>2</sup> C Communication Sequence			
insaction 1				
Code	Description / Configure RAM Playback Mode			
0x44	I <sup>2</sup> C address			
0x05	Select CONFIG register			
0x1400	Set RAM Playback Mode			
insaction 2				
Code	Description / Configure Burst RAM Write			
0x44	I <sup>2</sup> C address			
0x00	Select REFERENCE register to use a WFS command			
0x0014	WFS command : BURST RAM WRITE			DANA Conton
0x0000	Set RAM start address	RAM		RAM Conten
0x000A	Set Data count (10 samples to be written starting at address 0x0000).	Address	RSVD	Samples
0x0000	Sample data, enable channels 0 and 1	• 0x0000 0x0001	0x0 0x0	0x000 0x800
0x0800	Sample data, enable channels 0 and 1	0x0001	0x0	0x80C
			0x0	0x819
0x080C	Sample data, enable channels 0 and 1	0x0004	0x0	0x825
0x0819	Sample data, enable channels 0 and 1	0x0005	0x0	0x832
0x0825	Sample data, enable channels 0 and 1	0x0006	0x0 0x0	0x83E
0x0832	Sample data, enable channels 0 and 1	0x0007 0x0008	0x0 0x0	0x84B 0x857
0x083E	Sample data, enable channels 0 and 1	0x0008	0x0	0x864
0x084B	Sample data, enable channels 0 and 1			1
0x0857	Sample data, enable channels 0 and 1			
0x0864	Sample data, enable channels 0 and 1			
insaction 3				
Code	Description / Set RAM Playback Start and End Addresses			
0x44	I <sup>2</sup> C address			
0x00	Select REFERENCE register to use a WFS command			
0x0013	WFS command : RAM Playback			
0x0009	Set RAM playback end address.			
0x0000	Set start address and no repetition			

Figure 21: RAM Playback setup example

<sup>&</sup>lt;sup>1</sup> The field is ignored.



## 6.8 RAM Synthesis Mode

In RAM Synthesis mode (<u>PLAY\_MODE[1:0]</u> bits set to 0x3), sine wave parameters stored by the user in RAM are used to generate simple to complex waveforms. Two types of information are stored in RAM:


- 1) SLICEs, written in the RAM using the <u>RAM ACCESS</u> command. Each SLICE contains a group of parameters used to produce a sine wave of defined amplitude, frequency, and number of cycles. It may also be ramped up and down (as shown in Figure 24). See section 6.8.1 for more details.
- 2) WAVEs, written in the RAM in predefined location using the <u>RAM ACCESS</u> command. A maximum of 15 WAVE blocks can be written in predefined RAM address. A WAVE defines a series of SLICEs to be played successively. All SLICEs of a WAVE must be written in order and contiguously in the RAM. See section 6.8.2 for more details.

A SEQUENCE is defined using the <u>RAM SYNTHESIS</u> command and point to 1 to 15 WAVE block RAM addresses to be played sequentially to create an output haptic waveform. See section 6.8.3 for more details.

A haptic waveform can be played by sending the desired START and END WAVE number using the <u>RAM SYNTHESIS</u> command. Once the waveform has been played, it can be played again by setting the START and END WAVE number again in the <u>RAM SYNTHESIS</u> command. The waveform will immediately start playing if the <u>RAM SYNTHESIS</u> command is issued while <u>OE</u> bit is set to 0x1.

No waveform should be playing while programming RAM using the <u>RAM ACCESS</u> command to avoid unexpected behaviour.

The WAVE and SLICE data are stored in RAM, as shown in Figure 22. WAVE must be located between RAM address 0x00 and 0x2C. SLICE blocks can be located at any free locations and arranged in any order, but they must not overlap.



Note that waveforms should begin and end with 0 V amplitude.

Figure 22: Example of a maximum of 15 WAVE blocks followed with SLICE blocks organized in RAM



#### 6.8.1 SLICE Blocks

SLICE blocks in RAM contains the parameters used to synthesize sine waveforms. Each SLICE block contains three words grouping all parameters needed as described in Table 16. Figure 23 shows an example on how several SLICEs can be organized in RAM. Figure 24 illustrates an example of how these parameters shape a SLICE waveform. Many SLICES may be successively played to form more complex waveforms.

Note that <u>SLICE.MODE[1:0]</u> should be unipolar (set to 0x1 or 0x3) if <u>SLICE.AMPLITUDE[11:0]</u> is set to 0. *Table 16: SLICE block description* 

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		0
NOT USED: 0x0CONTMODE[1:0]HCYCP180SHAPEUP[3:0]SHAPEDN[3:0]WOR0BITSNAMEDESCRIPTIONWOR0BITSNAMESets the output waveform voltage amplitude ( $V_{ak-pk}$ ) as follows: $V_{OUT}[V_{pk-pk}] = \frac{V_{OUT(FS)} \times AMPUITUDE[11:0]}{4095}$ 111:0AMPLITUDEWhere Vourps) = 190 V. This AMPUITUDE[11:0] value calculation is valid only for RAM Synthesis mode (PLAY_MODE[1:0] bits set to 0x3). Note that the SUCE must be unipolar positive (SLICE_MODE[1:0] set to 0x1) if AMPUITUDE[11:0] is set to 0.215:8CYCLESSets the number of times a full sine wave period is repeated, excluding SHAPEDN[3:0] ramp times. The field is ignored if CONT is set to 0x1. The total number of sine wave cycles played, CYCLETONAL, (excluding ramp-up and ramp-down) is defined by: CYCLES Note that CYCLETONAL eCYCLES[7:0] + HCYC × 0.5 Note that CYCLETONAL moves frequency. The waveform synthesizer has a frequency resolution of 3.9 Hz. FREQUENCY value must be greater than 0.27:0FREQUENCYEnables the SUCE repeat of continuous waveform synthesizer has a frequency resolution of 3.9 Hz. FREQUENCY value must be greater than 0.312CONTEnables the SUCE repeat of continuous waveform playback. When enabled, the sine wave period is repeated until either a STOP or NITSL bit is set to 0x1 is sent using the RAM SYNTHESIS command. Ox0: Continuous waveform type. Ox0: Bipolar wave. OX1: Unipolar & positive: In this mode, the amplitude of the sample points is reduced by half and shifted up by halt the maximum amplitude. OX2: Reserved. OX3: Unipolar & negative: In this mode, the amplitude of the sample points is reduced by half and		NOT US	ED: 0x0				-		ļ	MPLITU	DE[11:0	)]					
WORDBITSNAMEDescription111:0AMPLITUDESets the output waveform voltage amplitude $(V_{\mu k-\mu})$ as follows: $V_{OUT}(V_{pk-\mu k}] = \frac{V_{OUT}(ES) \times AMPLITUDE[11:0]}{4095}$ 111:0AMPLITUDEWhere Vourps) = 190 V. This AMPLITUDE[11:0] value calculation is valid only for RAM Synthesis mode (PLAY_MODE[1:0] bits set to 0x3). Note that the SLICE must be unipolar positive (SLICE.MODE[1:0] set to 0x1) if AMPLITUDE[11:0] or set to 0x3). Sets the number of times a full sine wave period is repeated, excluding SHAPEUP[3:0] & SHAPEDN[3:0] ramp times. The field is ignored if CONT is set to 0X1. The total number of sine wave cycles played, $CYCLE_{TOTAL}$ (excluding ramp-up and ramp-dwn) is defined by: $CYCLE_{TOTAL} = CYCLES[7:0] + HCYC \times 0.5$ Note that CYCLETOTAL must be greater than 0.27:0FREQUENCY312CONT312CONT311:10MODE311:10MODE4MODESets the waveform playback disabled. DX1: Continuous waveform the peoints is reduced by half and shifted up by half the maximum amplitude. DX2: Reserved. DX3: Unipolar & negative: In this mode, the amplitude of the sample points is reduced by half and shifted up by half the maximum amplitude of the sample points is reduced by half and shifted up by half the maximum amplitude of the sample points is reduced by half and shifted up by half the maximum amplitude of the sample points is reduced by half and shifted up by half the maximum amplitude.				CYCLE	S[7:0]						I	REQUE	NCY[7:0	)]			
111.0AMPLITUDESets the output waveform voltage amplitude ( $V_{\mu c_{Pk}}$ ) as follows: $V_{OUT}[V_{pk-pk}] = \frac{V_{OUT}(rs) \times AMPLITUDE[11:0]}{4095}$ 111.0AMPLITUDEWhere Vour(s) = 190 V. This AMPLITUDE[11:0] object of voltage amplitude (SLICE.MODE[1:0] set to 0x3). Note that the SLICE must be unipolar positive (SLICE.MODE[1:0] set to 0x1) if AMPLITUDE[11:0] is set to 0.3).215:8CYCLESSets the number of times a full sine wave period is repeated, excluding SHAPEDP[3:0] & SHAPEDP[3:0] amp times. The filed is ignored if CONT is set to out. The total number of sine wave cycles played, CYCLEForat, (excluding ramp-up and ramp-down) is defined by: $CYCLE_{TOTAL} = CYCLES[7:0] + HCYC × 0.5$ Note that the CYCLETOTAL must be greater than 0.27:0FREQUENCYDefines the sine wave frequency. The waveform synthesizer has a frequency resolution of 3.9 Hz. FREQUENCY use must be greater than 0. The synthesized sine wave frequency (four) is defined by: $f_{OUT}[HZ] = 3.9 \times FREQUENCY$ 312CONTSets the waveform playback disabled. DX: Continuous waveform playback disabled. DX: Continuous waveform playback disabled. DX: Continuous waveform type. DX: Sets the waveform type. DX: Sets the waveform type. DX: Sets the waveform type. DX: Sets the waveform type. DX: Unipolar & positive: In this mode, the amplitude of the sample points is reduced by half and shifted up by half the maximum amplitude. DX: Reserved. DX: Unipolar & negative: In this mode, the amplitude of the sample points is reduced by half and shifted up by half the maximum amplitude.	NO	T USED:	0x0	CONT	MOD	E[1:0]	HCYC	P180		SHAPE	UP[3:0]			SHAPE	DN[3:0	D]	
111:0AMPLITUDE $V_{OUT}[V_{pk-pk}] = \frac{V_{OUT(FS)} \times AMPLITUDE[11:0]}{4095}$ 111:0AMPLITUDEWhere Vouries = 190 V. This AMPLITUDE[11:0] value calculation is valid only for RAM Synthesis mode (PLAY_MODE[1:0] bits set to 0x3). Note that the SLICE must be unipolar positive (SLICE.MODE[1:0] set to 0x1) if AMPUTUDE[11:0] is set to 0.215:8CYCLESSets the number of times a full sine wave period is repeated, excluding SHAPEUPI3:0] & SHAPEDN[3:0] ramp times. The field is ignored if CONT is set to 0x1. The total number of sine wave cycles played, CYCLE forat, (excluding ramp-up and ramp-down) is defined by: $CYCLE_{TOTAL} = CYCLES[7:0] + HCYC × 0.5$ Note that CYCLE tota value must be greater than 0.27:0FREQUENCYDefines the sine wave frequency. The waveform synthesizer has a frequency resolution of 3.9 Hz. FREQUENCY value must be greater than 0. The synthesized sine wave frequency (four) is defined by: $f_{OUT}[HZ] = 3.9 \times FREQUENCY$ 312CONTSets the waveform playback disabled. 0x1: Continuous waveform playback disabled. 0x1: Continuous waveform playback disabled. 0x1: Unipolar & positive: In this mode, the amplitude of the sample points is reduced by half and shifted up by half the maximum amplitude. 0x2: Unipolar & negative: In this mode, the amplitude of the sample points is reduced by half and shifted up by half the maximum amplitude.	WORD	BITS	NAME							DE	SCRIPTI	ON					
111:0AMPLITUDEWhere Vour(FS) = 190 V. This AMPLITUDE[11:0] value calculation is valid only for RAM Synthesis mode (PLAY_MODE[1:0] bits set to 0x3). Note that the SLICE must be unipolar positive (SLICE_MODE[1:0] set to 0x1) if AMPLITUDE[11:0] is set to 0x3).215:8CYCLESSets the number of times a full sine wave period is repeated, excluding SHAPEUP[3:0] & SHAPEDN[3:0] ramp times. The field is ignored if CONT is set to 0X1. The total number of sine wave cycles played, CYCLETOTAL, (excluding ramp-up and ramp-down) is defined by: $CYCLE_TOTAL = CYCLES[7:0] + HCYC × 0.5$ Note that CYCLETOTAL must be greater than 0.27:0FREQUENCYDefines the sine wave frequency. The waveform synthesizer has a frequency resolution of 3.9 Hz. FREQUENCY value must be greater than 0.312CONTEnables the SLICE repeat for continuous waveform playback. When enabled, the sine wave period is repeated until either a STOP or NXTSL bit is set to 0x1 is sent using the RAM SYNTHESIS command. 0x0: Continuous waveform playback disabled. 0x1: Continuous waveform playback disabled. 0x1: Continuous waveform type. 0x0: Bipolar wave. 0x1: Unipolar & positive: In this mode, the amplitude of the sample points is reduced by half and shifted up by half the maximum amplitude. 0x2: Reserved. 0x3: Unipolar & negative: In this mode, the amplitude of the sample points is reduced by half and						Sets th	ne outpi	ut wavef	form vo	ltage am	plitude	(V <sub>pk-pk</sub> )	as follo	NS:			
111:0AMPLITUDEWhere Vour(FS) = 190 V. This AMPLITUDE[11:0] value calculation is valid only for RAM Synthesis mode (PLAY_MODE[1:0] bits set to 0x3). Note that the SLICE must be unipolar positive (SLICE_MODE[1:0] set to 0x1) if AMPLITUDE[11:0] is set to 0x3).215:8CYCLESSets the number of times a full sine wave period is repeated, excluding SHAPEUP[3:0] & SHAPEDN[3:0] ramp times. The field is ignored if CONT is set to 0X1. The total number of sine wave cycles played, CYCLETOTAL, (excluding ramp-up and ramp-down) is defined by: $CYCLE_TOTAL = CYCLES[7:0] + HCYC × 0.5$ Note that CYCLETOTAL must be greater than 0.27:0FREQUENCYDefines the sine wave frequency. The waveform synthesizer has a frequency resolution of 3.9 Hz. FREQUENCY value must be greater than 0.312CONTEnables the SLICE repeat for continuous waveform playback. When enabled, the sine wave period is repeated until either a STOP or NXTSL bit is set to 0x1 is sent using the RAM SYNTHESIS command. 0x0: Continuous waveform playback disabled. 0x1: Continuous waveform playback disabled. 0x1: Continuous waveform type. 0x0: Bipolar wave. 0x1: Unipolar & positive: In this mode, the amplitude of the sample points is reduced by half and shifted up by half the maximum amplitude. 0x2: Reserved. 0x3: Unipolar & negative: In this mode, the amplitude of the sample points is reduced by half and									<b>FT7</b>	$V_{OU}$	$_{T(FS)} \times$	AMPLI	TUDE[	11:0]			
1       11.0       NUMETIODE       This AMPLITUDE[11:0] value calculation is valid only for RAM Synthesis mode (PLAY_MODE[1:0] bits set to 0x3). Note that the SUCE must be unipolar positive (SLICE_MODE[1:0] set to 0x1) if AMPLITUDE[11:0] is set to 0.         2       15:8       CYCLES       Sets the number of times a full sine wave period is repeated, excluding SHAPEUP[3:0] & SHAPED[3:0] ramp times. The field is ignored if CONT is set to 0x1. The total number of sine wave cycles played, CYCLErorat, (excluding ramp-up and ramp-down) is defined by: 								V <sub>OUT</sub>	$[V_{pk-pk}]$	] =		4095					
2       15:8       CYCLES       Sets the number of times a full sine wave period is repeated, excluding SHAPE/UP[3:0] & SHAPE/UP[3:0	1	11:0	AMPLI	TUDE		Where		) = 190 V	<i>'</i> .								
2Note that the SLICE must be unipolar positive (SLICE.MODE[1:0] set to 0x1) if AMPLITUDE[11:0] is set to 0.215:8CYCLESSets the number of times a full sine wave period is repeated, excluding SHAPEUP[3:0] & SHAPEDN[3:0] ramp times. The field is ignored if CONT is set to 0x1. The total number of sine wave cycles played, CYCLETOTAL, (excluding ramp-up and ramp-down) is defined by: CYCLETOTAL = CYCLES[7:0] + HCYC × 0.5 Note that CYCLETOTAL must be greater than 0.27:0FREQUENCYDefines the sine wave frequency. The waveform synthesizer has a frequency resolution of 3.9 Hz. FREQUENCY value must be greater than 0.312CONTEnables the SLICE repeat for continuous waveform playback. When enabled, the sine wave period is repeated until either a STOP or NXTSL bit is set to 0x1 is sent using the RAM SYNTHESIS command. 0x0: Continuous waveform playback disabled. 0x1: Continuous waveform playback enabled.311:10MODESets the wave for type. 0x0: Bipolar wave. 0x1: Unipolar & positive: In this mode, the amplitude of the sample points is reduced by half and shifted up by half the maximum amplitude. 0x2: Reserved. 0x3: Unipolar & negative: In this mode, the amplitude of the sample points is reduced by half and shifted up by half the maximum amplitude.						This A	MPLITU	DE[11:0	] value	calculati	on is va	id only	for RAN	1 Synthe	esis mo	bde	
2       15:8       CYCLES       Sets the number of times a full sine wave period is repeated, excluding SHAPEUP[3:0] & SHAPEUP[3:0] and times. The field is ignored if CONT is set to 0x1. The total number of sine wave cycles played, CYCLETOTAL, (excluding ramp-up and ramp-down) is defined by: 						(PLAY	MODE[	[ <u>1:0]</u> bits	s set to	0x3).							
2       15:8       CYCLES       Sets the number of times a full sine wave period is repeated, excluding SHAPEUP[3:0] & SHAPEUP[3:0] armp times. The field is ignored if CONT is set to 0x1. The total number of sine wave cycles played, CYCLETOTAL, (excluding ramp-up and ramp-down) is defined by: 						Note	that the	e SLICE	must b	e unipo	lar posi	tive ( <u>SL</u>	ICE.MO	DE[1:0]	set to	5 O>	<1) if
2       15:8       CYCLES       SHAPEUP[3:0] & SHAPEDN[3:0] ramp times. The field is ignored if CONT is set to 0x1. The total number of sine wave cycles played, CYCLE <sub>TOTAL</sub> , (excluding ramp-up and ramp-down) is defined by: 						AMPL	ITUDE[1	1:0] is s	et to 0.								
2       15:8       CYCLES       Ox1. The total number of sine wave cycles played, CYCLE <sub>TOTAL</sub> , (excluding ramp-up and ramp-down) is defined by:													•	-	-		
215:8CYCLESand ramp-down) is defined by: CYCLETOTAL = CYCLES[7:0] + HCYC × 0.5 Note that CYCLETOTAL must be greater than 0.27:0FREQUENCYDefines the sine wave frequency. The waveform synthesizer has a frequency resolution of 3.9 Hz. FREQUENCY value must be greater than 0.27:0FREQUENCYDefines the sine wave frequency. The waveform synthesizer has a frequency resolution of 3.9 Hz. FREQUENCY value must be greater than 0.312CONTEnables the SLICE repeat for continuous waveform playback. When enabled, the sine wave period is repeated until either a STOP or NXTSL bit is set to 0x1 is sent using the RAM SYNTHESIS command. 0x0: Continuous waveform playback disabled. 0x1: Continuous waveform playback enabled.311:10MODESets the wave form type. 0x0: Bipolar wave. 0x1: Unipolar & positive: In this mode, the amplitude of the sample points is reduced by half and shifted up by half the maximum amplitude. 0x2: Reserved. 0x3: Unipolar & negative: In this mode, the amplitude of the sample points is reduced by half and													-				
1Interfamily-booking is defined by: $CYCLE_{TOTAL} = CYCLES[7:0] + HCYC \times 0.5$ Note that CYCLETOTAL must be greater than 0.27:0FREQUENCYDefines the sine wave frequency. The waveform synthesizer has a frequency resolution of 3.9 Hz. FREQUENCY value must be greater than 0. The synthesized sine wave frequency (four) is defined by: $f_{OUT}[HZ] = 3.9 \times FREQUENCY$ 312CONTEnables the SLICE repeat for continuous waveform playback. When enabled, the sine wave period is repeated until either a STOP or NXTSL bit is set to 0x1 is sent using the RAM SYNTHESIS command. 0x0: Continuous waveform playback disabled. 0x1: Continuous waveform playback enabled.311:10MODESets the waveform type. 0x0: Bipolar wave. 0x1: Unipolar & positive: In this mode, the amplitude of the sample points is reduced by half and shifted up by half the maximum amplitude. 0x3: Unipolar & negative: In this mode, the amplitude of the sample points is reduced by half and shifted up by half the maximum amplitude.	2	15:8	CYCLE	s							cles pla	iyed, CY	CLETOTAL	, (exclu	ding ra	mp	-up
2       7:0       FREQUENCY       Defines the sine wave frequency. The waveform synthesizer has a frequency resolution of 3.9 Hz. FREQUENCY value must be greater than 0.         2       7:0       FREQUENCY       Defines the sine wave frequency. The waveform synthesizer has a frequency resolution of 3.9 Hz. FREQUENCY value must be greater than 0.         3       12       FREQUENCY       Enables the SLICE repeat for continuous waveform playback. When enabled, the sine wave period is repeated until either a STOP or NXTSL bit is set to 0x1 is sent using the RAM SYNTHESIS command.         3       12       CONT       Sets the waveform playback disabled. 0x1: Continuous waveform playback enabled.         3       11:10       MODE       Sets the waveform type. 0x0: Bipolar wave. 0x1: Unipolar & positive: In this mode, the amplitude of the sample points is reduced by half and shifted up by half the maximum amplitude. 0x2: Reserved. 0x3: Unipolar & negative: In this mode, the amplitude of the sample points is reduced by half and	-		0.011	•		and ra	imp-dov	-		_		01 . 1		0 5			
27:0FREQUENCYDefines the sine wave frequency. The waveform synthesizer has a frequency resolution of 3.9 Hz. FREQUENCY value must be greater than 0. The synthesized sine wave frequency ( $f_{OUT}$ ) is defined by: $f_{OUT}[HZ] = 3.9 \times FREQUENCY$ 312CONTEnables the SLICE repeat for continuous waveform playback. When enabled, the sine wave period is repeated until either a STOP or NXTSL bit is set to 0x1 is sent using the RAM SYNTHESIS command. 0x0: Continuous waveform playback disabled. 0x1: Continuous waveform playback enabled.311:10MODESets the waveform type. 0x1: Unipolar & positive: In this mode, the amplitude of the sample points is reduced by half and shifted up by half the maximum amplitude. 0x2: Reserved. 0x3: Unipolar & negative: In this mode, the amplitude of the sample points is reduced by half and											-	:0] + H	<i>ίγι</i> ×	0.5			
27:0FREQUENCYresolution of 3.9 Hz. FREQUENCY value must be greater than 0. The synthesized sine wave frequency (four) is defined by: $f_{OUT}[HZ] = 3.9 \times FREQUENCY$ 312CONTEnables the SLICE repeat for continuous waveform playback. When enabled, the sine wave period is repeated until either a STOP or NXTSL bit is set to 0x1 is sent using the RAM SYNTHESIS command. 0x0: Continuous waveform playback disabled. 0x1: Continuous waveform playback enabled.311:10MODESets the wave form type. 0x1: Unipolar & positive: In this mode, the amplitude of the sample points is reduced by half and shifted up by half the maximum amplitude. 0x3: Unipolar & negative: In this mode, the amplitude of the sample points is reduced by half and										-							
27:0FREQUENCYThe synthesized sine wave frequency ( $f_{OUT}$ ) is defined by: $f_{OUT}[HZ] = 3.9 \times FREQUENCY$ 312CONTEnables the SLICE repeat for continuous waveform playback. When enabled, the sine wave period is repeated until either a STOP or NXTSL bit is set to 0x1 is sent using the RAM SYNTHESIS command. 0x0: Continuous waveform playback disabled. 0x1: Continuous waveform playback enabled.312CONTSets the waveform playback disabled. 0x1: Continuous waveform playback enabled.311:10MODESets the waveform type. 0x0: Bipolar wave. 0x1: Unipolar & positive: In this mode, the amplitude of the sample points is reduced by half and shifted up by half the maximum amplitude.311:10MODE0x2: Reserved. 0x3: Unipolar & negative: In this mode, the amplitude of the sample points is reduced by half and shifted up by half the maximum amplitude.									-	-		-			equen	су	
$f_{OUT}[HZ] = 3.9 \times FREQUENCY$ 312CONTEnables the SLICE repeat for continuous waveform playback. When enabled, the sine wave period is repeated until either a STOP or NXTSL bit is set to 0x1 is sent using the RAM SYNTHESIS command. 0x0: Continuous waveform playback disabled. 0x1: Continuous waveform playback enabled.312CONTSets the waveform type. 0x0: Bipolar wave. 0x1: Unipolar & positive: In this mode, the amplitude of the sample points is reduced by half and shifted up by half the maximum amplitude. 0x2: Reserved. 0x3: Unipolar & negative: In this mode, the amplitude of the sample points is reduced by half and	2	7:0	FREQU	JENCY								•		10.			
312CONTEnables the SLICE repeat for continuous waveform playback. When enabled, the sine wave period is repeated until either a STOP or NXTSL bit is set to 0x1 is sent using the RAM SYNTHESIS command. 0x0: Continuous waveform playback disabled. 0x1: Continuous waveform playback enabled.311:10MODESets the waveform type. 0x0: Bipolar wave. 0x1: Unipolar & positive: In this mode, the amplitude of the sample points is reduced by half and shifted up by half the maximum amplitude. 0x2: Reserved. 0x3: Unipolar & negative: In this mode, the amplitude of the sample points is reduced by half and													-				
312CONTsine wave period is repeated until either a STOP or NXTSL bit is set to 0x1 is sent using the RAM SYNTHESIS command. 0x0: Continuous waveform playback disabled. 0x1: Continuous waveform playback enabled.311:10MODESets the waveform type. 0x0: Bipolar wave. 0x1: Unipolar & positive: In this mode, the amplitude of the sample points is reduced by half and shifted up by half the maximum amplitude.311:10MODE0x2: Reserved. 0x3: Unipolar & negative: In this mode, the amplitude of the sample points is reduced by half and																	
312CONTusing the RAM SYNTHESIS command. 0x0: Continuous waveform playback disabled. 0x1: Continuous waveform playback enabled.311:10Sets the waveform type. 0x0: Bipolar wave. 0x1: Unipolar & positive: In this mode, the amplitude of the sample points is reduced by half and shifted up by half the maximum amplitude.311:10MODE0x2: Reserved. 0x3: Unipolar & negative: In this mode, the amplitude of the sample points is reduced by half and								-				-	-				
311:10MODEOx0: Continuous waveform playback disabled. Ox1: Continuous waveform playback enabled.311:10MODESets the waveform type. Ox0: Bipolar wave. Ox1: Unipolar & positive: In this mode, the amplitude of the sample points is reduced by half and shifted up by half the maximum amplitude. Ox2: Reserved. Ox3: Unipolar & negative: In this mode, the amplitude of the sample points is reduced by half and	3	12	CONT				-		-		iiei a <u>31</u>	<u>OP</u> 01 <u>N</u>		LIS SELL	0 0 1 1	5 50	iii
3       11:10       MODE       Ox1: Continuous waveform playback enabled.         3       11:10       MODE       Sets the waveform type.         0x0: Bipolar wave.       Ox1: Unipolar & positive:         In this mode, the amplitude of the sample points is reduced by half and shifted up by half the maximum amplitude.         0x2: Reserved.       Ox3: Unipolar & negative:         In this mode, the amplitude of the sample points is reduced by half and											disabled						
3       11:10       MODE       0x0: Bipolar wave. 0x1: Unipolar & positive: In this mode, the amplitude of the sample points is reduced by half and shifted up by half the maximum amplitude.         0x2: Reserved. 0x3: Unipolar & negative: In this mode, the amplitude of the sample points is reduced by half and									-	-							
3       11:10       MODE       0x1: Unipolar & positive: In this mode, the amplitude of the sample points is reduced by half and shifted up by half the maximum amplitude.         0x2: Reserved.       0x3: Unipolar & negative: In this mode, the amplitude of the sample points is reduced by half and						Sets t	ne wave	form typ	be.								
311:10MODEIn this mode, the amplitude of the sample points is reduced by half and shifted up by half the maximum amplitude.30x2: Reserved.0x3: Unipolar & negative: In this mode, the amplitude of the sample points is reduced by half and							-										
3       11:10       MODE       shifted up by half the maximum amplitude.         0x2: Reserved.       0x3: Unipolar & negative:         0x3: Unipolar & negative:       In this mode, the amplitude of the sample points is reduced by half and							-	-									
0x2: Reserved. 0x3: Unipolar & negative: In this mode, the amplitude of the sample points is reduced by half and	3	11:10	MODE										s is red	uced by	half a	nd	
0x3: Unipolar & negative: In this mode, the amplitude of the sample points is reduced by half and	-							• •									
In this mode, the amplitude of the sample points is reduced by half and									ive:								
							•	-		ude of tl	ne samp	le point	s is red	uced by	half a	nd	
									-								





15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	NOT US	ED: 0x0						ŀ	MPLITU	JDE[11:0	)]				
			CYCLE			-				I	REQUE	NCY[7:0	]		
NO	T USED:	0x0	CONT	MOD	E[1:0]	HCYC	P180		SHAPE	UP[3:0]			SHAPE	DN[3:0]	
WORD	BITS	NAME							DE	SCRIPTI	ON				
					Plays	an addi	tional ha	lf cycle	at the ei	nd of th	e SLICE.				
							s set to ( terminat			-	-	-			
3	9	HCYC			set to	0x1 usi	ng the <u>R</u>	AM SYN	THESIS (	commar	nd.				_
							dd half-o -cycle at	•				n.			
					Adds	a 180° p	hase shi	ft on th	e wavefo	orm.					
3	8	P180					e shift ac hase shif							nonts	
3	7:4		UP[3:0]			-	] sets the				-				
3	3:0		DN[3:0]		SHAPI SHAPI are ac follow	EDN[3:0 EUP and dded to /s: [ms] = 0 32 64 96 128 160 192 224 256 512 768 1024 1280 1536 1792	of sets that sets that SHAPEE the total as SHAPE ms ms ms ms ms ms ms ms ms ms ms ms ms	e ramp- DN dura SLICE v	down tii tion mus vaveforr	me of th st be gre n durati	e wave eater tha on ( <i>tsuci</i>	form fro an the w F), which	om V <sub>pk</sub> to vaveforr n can be	o 0 V. n perioc calculat	ted as








Figure 23: Sine wave SLICE parameters illustration




Figure 24: Sine wave SLICE parameters illustration



#### 6.8.2 WAVE Blocks

A maximum of 15 WAVE blocks (numbered 0x0 to 0xE) can be written in RAM in fixed predefined location between RAM address 0x0000 and 0x002A as detailed in Table 18. Figure 25 presents how the WAVE blocks are organized in RAM.

A WAVE block in RAM contains three words and is described Table 17.

- 1. The <u>SLICE START ADDRESS[11:0]</u>.
- 2. The <u>SLICE END ADDRESS[11:0]</u>.
- 3. The <u>WAVE COUNT[15:0]</u>.
- 4. SLICEs to be played sequentially must be placed in order and contiguously in RAM between the <u>SLICE START ADDRESS[11:0]</u> and the <u>SLICE END ADDRESS[11:0]</u>.

Table 17: WAVE block description

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	NOT US	SED: 0x0						SLICE	START A	DDRESS	[11:0]				
	NOT US	SED: 0x0							[11	L:0]					
				•			COUNT	F[15:0]							
WORD	BITS	NAME			DESCRI	PTION									
1	11:0	SLICE S ADDRE			Defines playba		ddress o	of the fir	st word	of the f	irst SLIC	E to be	fetched	for wav	reform
2	11:0	SLICE E	ND ADD	RESS	Defines playba		ddress o	of the th	ird wor	d of the	last SLIC	CE to be	fetchec	l for way	veform
											epeated DRESS[1:		wavefor	m playb	back.
3	15:0	COUNT	-		wavefo		back un	til eithe			will repe W bit se		•		



Table 18: WAVE block number association with WAVE RAM ADDRESS.

WAVE BLOCK NUMBER	PREDEFINED WAVE RAM ADDRESS
0x0 <sup>2</sup>	0x0000
0x1 <sup>3</sup>	0x0003
0x2	0x0006
0x3	0x0009
0x4	0x000C
0x5	0x000F
0x6	0x0012
0x7	0x0015
0x8	0x0018
0x9	0x001B
0xA	0x001E
0xB	0x0021
0xC	0x0024
0xD	0x0027
OxE	0x002A

<sup>&</sup>lt;sup>2</sup> WAVE block number 0x0 can be triggered using GPIO pin and <u>KP.XTRIGR</u> configuration bit.

<sup>&</sup>lt;sup>3</sup> WAVE block number 0x1 can be triggered using GPIO pin and <u>KP.XTRIGF</u> configuration bit.








Figure 25: All 15 WAVE Blocks in RAM organized in RAM

#### 6.8.3 SEQUENCE

A SEQUENCE is a haptic waveform to be played defined by the START and END WAVE number sent using the <u>RAM SYNTHESIS</u> command. For example, if <u>START WAVE[3:0]</u> is set to 0x3 and <u>END WAVE[3:0]</u> is set to 0x5, the waveform played will be composed of the WAVE blocks at RAM addresses 0x9, 0xC and 0xF, played sequentially.

The smallest sequence is when <u>START WAVE[3:0]</u> is equal to <u>END WAVE[3:0]</u> and thus only one WAVE block is played.

The largest waveform SEQUENCE to be played covers the 15 WAVE blocks, from WAVE number 0x0 to 0xE.

A SEQUENCE is repeated by issuing the <u>RAM SYNTHESIS</u> command with <u>RPT</u> field set to 0x1.

#### 6.8.4 Continuous Waveform Playback

In RAM SYNTHESIS mode, any type of waveform segments (SEQUENCE, WAVE or SLICE) may be repeated indefinitely.

The Table 19 details how to start and stop the continuous waveform playback of any segment type.

A SEQUENCE that is being played continuously can be terminated by issuing a new <u>RAM SYNTHESIS</u> command with its field contents identical to the initial <u>RAM SYNTHESIS</u> command except with the <u>RPT</u> field set to 0x0.

A WAVE block being repeated continuously can be stopped by issuing a <u>RAM SYNTHESIS</u> command with the <u>NXTWV</u> field set to 0x1, which will instruct the WFS to play the next WAVE block of the SEQUENCE or end the waveform playback if the current WAVE block is the last one of the SEQUENCE. Similarly, a



SLICE block being repeated continuously can be stopped by issuing a <u>RAM SYNTHESIS</u> command with <u>NXTSL</u> field set to 0x1, which will instruct the WFS to play the next SLICE block or end the waveform if the current SLICE is the last SLICE of the SEQUENCE.

Using <u>RAM SYNTHESIS</u> command with <u>NXTSL</u> or <u>NXTWV</u> field set to 0x1 does not necessarily stop playback: any subsequent SLICE or WAVE block of the SEQUENCE will finish playing and may repeat indefinitely if configured that way.

Issuing a <u>RAM SYNTHESIS</u> command with <u>STOP</u> field set to 0x1 will play the next SLICE or WAVE block in the SEQUENCE only once, regardless of the state of <u>SLICE.CYCLES[7:0]</u>, <u>SLICE.CONT</u>, <u>WAVE.COUNT[15:0]</u> or <u>RAM SYNTHESIS.RPT</u> and thus preventing any of them of being repeated indefinitely. There are no options to force an immediate and sudden end of the haptic waveform playback.

Note the following:

- Issuing a <u>RAM SYNTHESIS</u> command with any of <u>NXTWV</u>, <u>NXTSL</u> or <u>STOP</u> field set to 0x1, stop the current SLICE or WAVE block being played even if it is not configured to play continuously. For instance, such a command could be used to put an early end to a long duration waveform.
- When a <u>RAM SYNTHESIS</u> command with any of <u>NXTWV</u>, <u>NXTSL</u> or <u>STOP</u> field set to 0x1 to stop a waveform of being played, the <u>START WAVE[3:0]</u> and <u>END WAVE[3:0]</u> fields must be set again.

-		
SEGMENT TYPE	HOW TO START CONTINUOUS PLAYBACK	HOW TO STOP CONTINUOUS PLAYBACK
SEQUENCE	Issue an <u>RAM SYNTHESIS</u> command with <u>RPT</u> bit set to 0x1.	Issue an <u>RAM SYNTHESIS</u> command with <u>RPT</u> bit set to 0x0.
WAVE	WAVE.COUNT[15.0] is set to 0x0.	Issue an <u>RAM SYNTHESIS</u> command with <u>NXTWV</u> bit set to 0x1.
SLICE	SLICE.CONT is set to 0x1.	Issue an <u>RAM SYNTHESIS</u> command with <u>NXTSL</u> bit set to 0x1.

Table 19: Summary of how to start and stop the continuous waveform playback.

#### 6.8.5 Typical Operation Sequences

The following sections show different methods of launching a haptic waveform using RAM Synthesis mode.

Note that any previous waveform must have finished playing before programming RAM.

#### 6.8.5.1 Triggered Start Sequence

The triggered start sequence is used to start playing a haptic waveform after programming the <u>CONFIG.OE</u> bit to 0x1.



The sequence is the following:

- 1. If not already done, set <u>CONFIG.OE</u> bit to 0x0.
- 2. Set <u>CONFIG.PLAY MODE[1:0]</u> bits to 0x3 to select RAM synthesis mode.
- 3. Use <u>RAM ACCESS</u> WFS command to write WAVE and SLICE blocks in RAM. Multiple write sequences might be required, see section 6.8.7 for some examples.
- 4. Write START and END WAVE number to be played using <u>RAM SYNTHESIS</u> WFS command.
- 5. Set <u>CONFIG.OE</u> bit to 0x1 when ready for haptic waveform playback.
- 6. The haptic waveform starts playing.
- 7. <u>CONFIG.OE</u> bit is set to 0x0 once the waveform is completed.

#### 6.8.5.2 GPIO Triggered Start Sequence

The GPIO triggered start sequence is used to start playing a haptic waveform using a GPIO falling edge signal and/or rising edge signal.

Note that <u>KP.XTRIGR</u> bit enables the GPIO rising edge triggering of WAVE block number 0x0 and <u>KP.XTRIGF</u> bit enables the GPIO falling edge triggering of WAVE block number 0x1.

The sequence is the following:

- 1. If not already done, set <u>CONFIG.OE</u> bit to 0x0.
- 2. Set <u>CONFIG.PLAY MODE[1:0]</u> bits to 0x3 to select RAM synthesis mode.
- 3. Use <u>RAM ACCESS</u> WFS command to write WAVE and SLICE blocks in RAM. Multiple write sequences might be required, see section 6.8.7 for some examples.
- 4. Write START and END WAVE number to be played using <u>RAM SYNTHESIS</u> WFS command.
- 5. Set <u>COMM.GPIODIR</u> to 0x1 to configure GPIO pin as an input.
- 6. Set <u>KP.XTRIGR</u> to 0x1 to enable rising edge triggering and/or set <u>KP.XTRIGF</u> bit to 0x1 to enable falling edge triggering.
- 7. Set <u>CONFIG.OE</u> bit to 0x1 when ready for haptic waveform playback.
- 8. The haptic waveform starts playing on GPIO signal.
- 9. <u>CONFIG.OE</u> bit is set to 0x0 once the waveform is completed.

#### 6.8.5.3 Immediate Start Sequence

The immediate start sequence is used to start a haptic waveform playback after issuing the <u>RAM SYNTHESIS</u> WFS command. The sequence requires the <u>CONFIG.OE</u> bit to be set to 0x1 before issuing the <u>RAM SYNTHESIS</u> WFS command.

The sequence is the following:

- 1. If not already done, set <u>CONFIG.OE</u> bit to 0x0.
- 2. Set <u>CONFIG.PLAY MODE[1:0]</u> bits to 0x3 to select RAM synthesis mode.
- 3. Set <u>CONFIG.OE</u> bit to 0x1 to enable output.
- 4. Use <u>RAM ACCESS</u> WFS command to write WAVE and SLICE blocks in RAM. Multiple write sequences might be required, see section 6.8.7 for some examples.
- 5. Write START and END WAVE number to be played using <u>RAM SYNTHESIS</u> WFS command.
- 6. The haptic waveform starts playing.
- 7. <u>CONFIG.OE</u> bit is set to 0x0 once the waveform is completed.



#### 6.8.5.4 Sensing Detection Sequence

The sequence is used to start haptic waveform playback when previously establish sensing detection conditions are met. The sequence requires the <u>CONFIG.AUTO</u>, <u>CONFIG.ONCOMP</u> and <u>CONFIG.SENSE</u> bits to be set to 0x1.


The sequence is the following:

- 1. If not already done, set <u>CONFIG.OE</u> bit to 0x0.
- 2. Set <u>CONFIG.PLAY MODE[1:0]</u> bits to 0x3 to select RAM synthesis mode.
- 3. Use <u>RAM ACCESS</u> WFS command to write WAVE and SLICE blocks in RAM. Multiple write sequences might be required, see section 6.8.7 for some examples.
- 4. Write START and END WAVE number to be played using <u>RAM SYNTHESIS</u> WFS command.
- 5. Configure sensing detection condition as per section 6.4.3.
- 6. Set <u>CONFIG.OE</u> bit to 0x1 to enable output.
- 7. The haptic waveform starts playing once sense detection conditions are met.



#### 6.8.6 Waveform Examples

Table 20: SLICE waveforms examples



# BOS1921

# Confidential



#### **Product Datasheet**

OUTPUT WAVEFORM	SLICE PARAMETERS	OUTPUT WAVEFORM	SLICE PARAMETERS	OUTPUT WAVEFORM	SLICE PARAMETERS
SLICE J	AMPLITUDE[11:0]         = 0xFFF           CYCLES[7:0]         = 0x00           FREQUENCY[7:0]         = 0x34           CONT         = 0x0           MODE[1:0]         = 0x3           HCYC         = 0x1           P180         = 0x0           SHAPEUP[3:0]         = 0x0           SHAPEDN[3:0]         = 0x0	SLICE K 95 (2) 95 10 10 10 10 10	AMPLITUDE[11:0]         = 0x3FF           CYCLES[7:0]         = 0x00           FREQUENCY[7:0]         = 0x34           CONT         = 0x0           MODE[1:0]         = 0x3           HCYC         = 0x1           P180         = 0x0           SHAPEUP[3:0]         = 0x0           SHAPEDN[3:0]         = 0x0	SLICE L 95 10 10 10 10 10 10 10 10 10 10	AMPLITUDE[11:0]         = 0xFFF           CYCLES[7:0]         = 0x09           FREQUENCY[7:0]         = 0x1A           CONT         = 0x0           MODE[1:0]         = 0x0           HCYC         = 0x0           P180         = 0x0           SHAPEUP[3:0]         = 0x0           SHAPEDN[3:0]         = 0x0
SLICE M 95 (2) 99 0 0 0 30 60 90 Time (ms)	AMPLITUDE[11:0]         = 0xFFF           CYCLES[7:0]         = 0x09           FREQUENCY[7:0]         = 0x1A           CONT         = 0x0           MODE[1:0]         = 0x1           HCYC         = 0x0           P180         = 0x1           SHAPEUP[3:0]         = 0x0           SHAPEDN[3:0]         = 0x0	SLICE N 95 () 97 10 95 10 10 10 10 10 10 10 10 10 10	AMPLITUDE[11:0]         = 0xFFF           CYCLES[7:0]         = 0x09           FREQUENCY[7:0]         = 0x1A           CONT         = 0x0           MODE[1:0]         = 0x3           HCYC         = 0x0           P180         = 0x1           SHAPEUP[3:0]         = 0x0           SHAPEDN[3:0]         = 0x0	SLICE O SLICE O Structure Stru	AMPLITUDE[11:0]         = 0xFFF           CYCLES[7:0]         = 0x00           FREQUENCY[7:0]         = 0x1A           CONT         = 0x0           MODE[1:0]         = 0x0           HCYC         = 0x1           P180         = 0x1           SHAPEUP[3:0]         = 0x0           SHAPEDN[3:0]         = 0x0
SLICE P 95 97 97 97 97 97 97 97 97 97 97	AMPLITUDE[11:0]         = 0xFFF           CYCLES[7:0]         = 0x01           FREQUENCY[7:0]         = 0x34           CONT         = 0x0           MODE[1:0]         = 0x1           HCYC         = 0x0           P180         = 0x0           SHAPEUP[3:0]         = 0x0           SHAPEDN[3:0]         = 0x0				



#### Table 21: Waveform examples built from a single WAVE block

WAVE BLOCK CONTENT	WAVEFORM
SLICEs : F + O + G <u>WAVE.COUNT[15:0]</u> = 0x1 <u>RELOFF</u> = 0x0 Note that waveform features a smooth start and stop for optimal integrity.	95 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
SLICEs : H + A + J <u>WAVE.COUNT[15:0]</u> = 0x1 <u>RELOFF</u> = 0x0 Note that SLICE A can be repeated to output a sinewave.	95 95 0 0 0 0 0 0 0 0 0 0 0 0 0
SLICE : D <u>WAVE.COUNT[15:0]</u> = 0x3 <u>RELOFF</u> = 0x0	95 95 0 0 0 0 0 0 0 0 0 0 0 0 0
SLICEs : $F + O + G + L$ WAVE.COUNT[15:0] = 0x3 <u>RELOFF</u> = 0x0	95 (2) 97 (2) 97
SLICEs: I + B + K <u>WAVE.COUNT[15:0]</u> = 0x1 <u>RELOFF</u> = 0x1	95 () 95 0 0 0 0 0 0 0 0 0 0 0 0 0

#### 6.8.7 I<sup>2</sup>C Communication Examples

Figure 26 to Figure 29 give two examples showing how to program in RAM a waveform to play on channel 0:

- Example 1 uses only 1 SLICE and 1 WAVE programmed with a single communication transaction.
- Example 2 uses 4 SLICEs and 3 WAVEs programmed with a communication transaction for each WFS command.



Both examples use  $\underline{OE}$  bit set to 0x1 to start playing immediately after the <u>RAM SYNTHESIS</u> command is issued.

	I <sup>2</sup> C Communication Sequence			
Transaction 1 :				
Code	Description / Configure RAM Synthesis Mode			
0x44	I <sup>2</sup> C address			
0x05	Select CONFIG register			
0x1600	Set RAM Synthesis Mode			<b>.</b>
			RAM	Content
Code	Description / Program one WAVE in RAM	RAM	l	
0x0001	WFS command : set to RAM ACCESS	Address	WAVE	
0x0000	Set RAM start address for WAVE block programming	→ 0x0000	0x00	0x100
0x0100	WAVE Data : Set RAM start address of first SLICE	0x0001	0x00	0x102
0x0102	WAVE Data : Set RAM end address of last SLICE	0x0002		.0001
0x0001	WAVE Data : Set WAVE cycle count (played once)			
			RAM	Content
Code	Description / Program one SLICE in RAM	RAM		
0x0001	WFS command : set to RAM ACCESS	Address	SLICE	
0x0100	Set RAM ADDRESS for SLICE block programming	0x0100	0x0	0xFFF
0x0FFF	SLICE Data : Set AMPLITUDE (full scale)	→ 0x0101 0x0102	0x04 0x00	0x40 0x0 0x0
0x0440	SLICE Data : Set CYCLES (4) and FREQUENCY (250 Hz)	0,0102	0.00	
0x0000	SLICE Data : Set bipolar waveform			
Carla	Description / Cot Start and End Service - Estimate		I	
Code	Description / Set Start and End Sequencer Entries			
0x0012	WFS command : set sequencer start and end numbers			
0x0000	Set start and end sequence to 0x0			

Figure 26: RAM synthesis mode setup example 1



ransaction 1				
Code	Description / Configure RAM Synthesis Mode			
0x44	I <sup>2</sup> C address	-		
0x05	Select CONFIG register	-		
0x1600	Set RAM Synthesis Mode			
ransaction 2				
Code	Description / Program WAVE #1 in RAM			
0x44	I <sup>2</sup> C address			
0x00	Select REFERENCE register to access to WFS Register		RAM	Content
0x0001	WFS command : RAM ACCESS	RAM		
0x0000	Set RAM start address for WAVE block programming	Address	WAVE #1	
0x0100	WAVE #1 Data : Set RAM start address of SLICE #1	→ 0x0000	0x00	0x100
0x0102	WAVE #1 Data : Set RAM end address of SLICE #1		0x00	0x102 0x000E
0x000E	WAVE #1 Data : Set WAVE cycle count (14 times)			0000L
ansaction 3			1	
Code	Description / Program SLICE #1 in RAM			
0x44	I <sup>2</sup> C address			
0x00	Select REFERENCE register to access to WFS Register		RAM	Content
0x0001	WFS command : RAM ACCESS			content
0x0100	Set RAM address for SLICE block programming	– RAM Address	SLICE #1	
0x0FFF	SLICE #1 Data : Set AMPLITUDE (full scale)	→ 0x0100	0x0	0xFFF
0x01FF	SLICE #1 Data : Set CYCLES (1) and FREQUENCY (995 Hz)	0x0101	0x01	0xFF
0x0000	SLICE #1 Data : Set bipolar waveform	0x0102	0x00	0x0 0x
ransaction 4				
Code	Description / Program WAVE #2 in RAM			
0x44	I <sup>2</sup> C address		RAM	Content
0x00	Select REFERENCE register to access to WFS Register	RAM		
0x0001	WFS command : RAM ACCESS	Address	WAVE #2	
0x0003	Set RAM address for WAVE block programming	→ 0x0003	0x00	0x200
0x0200	WAVE #2 Data : Set RAM start address of SLICE #2	0x0004 0x0005	0x00	0x202
0x0202	WAVE #2 Data : Set RAM end address of SLICE #2	- 0x0003	0	0001D
0x001D	WAVE #2 Data : Set WAVE cycle count (29 times)			
ansaction 5				
Code	Description / Program SLICE #2 in RAM			
0x44	I <sup>2</sup> C address		RAM	Content
0x00	Select REFERENCE register to access to WFS Register	RAM		
0x0001	WFS command : RAM ACCESS	Address	SLICE #2	
0x0200	Set RAM start address for SLICE block programming	→ 0x0200	0x0	0xCCC
0x0CCC	SLICE #2 Data : Set AMPLITUDE (156V)	0x0201	0x10	0x33
0x1033	SLICE #2 Data : Set CYCLES (16) and FREQUENCY (200 Hz)		0x00	0x2 0x

Figure 27: RAM synthesis mode setup example 2



	I <sup>2</sup> C Communication Sequence			
Transaction 6				
Code	Description / Program WAVE #3 in RAM			
0x44	I <sup>2</sup> C address			
0x00	Select REFERENCE register to access to WFS Register		RAM	Content
0x0001	WFS command : RAM ACCESS			
0x0006	Set RAM start address for WAVE block programming	— RAM Address	WAVE #3	
0x0203	WAVE #3 Data : Set RAM start address of SLICE #3	► 0x0006	0x00	0x203
0x0208	WAVE #3 Data : Set RAM end address of SLICE #4	0x0007	0x00	0x208
0x01EE	WAVE #3 Data : Set WAVE cycle count (494 times)	0x0008	0x	01EE
Transaction 7				
Code	Description / Program SLICE #3 in RAM			
0x44	I <sup>2</sup> C address			<b>•</b> • •
0x00	Select REFERENCE register to access to WFS Register		RAM	Content
0x0001	WFS command : RAM ACCESS	RAM	1	
0x0203	Set RAM start address for SLICE block programming	Address	SLICE #3	0.000
0x0AAA	SLICE #3 Data : Set AMPLITUDE (130V)	→ 0x0203 0x0204	0x0 0x0A	0xAAA 0x1A
0x0A1A	SLICE #3 Data : Set CYCLES (10) and FREQUENCY (100 Hz)	0x0205	0x00	0x1 0x2
0x0012	SLICE #3 Data : Set SHAPEUP (32 ms) and SHAPEDN (64 ms)			
Transaction 8	-			
Code	Description / Program SLICE #4 in RAM		RAM	Content
0x44	I <sup>2</sup> C address	RAM		
0x00	Select REFERENCE register to access to WFS Register	Address	SLICE #4	
0x0001	WFS command : set to RAM SYNTHESIS WRITE	→ 0x0206	0x0	0x000
0x0206	Set RAM start address for SLICE block programming	0x0207	0x1F	0x1A
0x0000	SLICE #4 Data : Set AMPLITUDE (0 V)	— 0x0208	0x00	0x0 0x0
0x1F1A	SLICE #4 Data : Set CYCLES (31) and FREQUENCY (100 Hz)			
0x0000	SLICE #4 Data : Set SHAPEUP (0 ms) and SHAPEDN (0 ms)		1	
Transaction 10				
Code	Description / Set Start and End Sequencer Entries			
0x44	I <sup>2</sup> C address			
0x00	Select REFERENCE register to access to WFS Register	_		
0x0012	WFS command : RAM Synthesis			
0x2000	Set start to SEQUENCE 0x0 and end to SEQUENCE 0x2			

Figure 28: RAM synthesis mode setup example 2 (continued)








Figure 29: RAM Synthesis mode setup example 2 RAM summary



## 6.9 WFS Command Interpreter

The BOS1921 RAM is programmed using the WFS Command Interpreter accessible through <u>REFERENCE</u> register. WFS commands interpreter are used to store RAM Playback data and RAM Synthesis configuration data into RAM or to set FIFO DEPTH. WFS command list is summarized in Table 22, where word 0 is the command and the following words are the command payload.

COMMAND	WORD	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RAM ACCESS	0							COMN	IAND[1	5:0] =	0x0001	L		•			
	1						R/W					ADDRE	SS[9:0	]			
	2			DATA1	[15:0]:	requir	ed wh	en writ	e acce	ss is re	queste	d by se	etting F	R/W bi	t to 0x0	)	
	3			DATA2	[15:0]:	requir	ed wh	en writ	e acce	ss is re	queste	d by se	etting F	R/W bi	t to 0x0	)	
	4			DATA3	[15:0]:	requir	ed wh	en writ	e acce	ss is re	queste	d by se	etting F	R/W bi	t to 0x0	)	
FIFO DEPTH	0							COMN	IAND[1	.5:0] =	0x0003	3					
	1														FIFO	DEPTH	I[2:0]
RAM SYNTHESIS	0							COMN	IAND[1	.5:0] =	0x0012	2					
	1	E	ND WA	AVE[3:0	D]	ST	art v	/AVE[3	:0]								
RAM PLAYBACK	0							COMN	IAND[1	.5:0] =	0x0013	3					
	1	RPT		START	ADDRE	SS[4:0	]				EN	D ADD	RESS[9	9:0]			
	2			START	ADDRE	SS[9:5	]			F	REPEAT	START	ADDR	ESS[9:	0]		
BURST RAM	0							COMN	IAND[1	.5:0] =	0x0014	ļ 🛛					
WRITE	1										STA	RT ADI	DRESS[	9:0]			
	2										DA	TA CO	UNT [9	9:0]			
	3								DATA	L[15:0]							
	2+n						D	ATAn (	n = DA	ΓΑ COU	JNT[9:0	D])					
FULL RAM READ	0							COMN	1AND[1	15:0] =	0x0015						
FULL RAM READ	0							COMM	1AND[1	.5:0] =	0xFF15	5					
BREAK																	

Table 22 WFS commands list

Figure 30 and Figure 31 present two different I<sup>2</sup>C communication sequence examples using either a single communication transaction for each WFS command or a single communication transaction to use several WFS commands. The first word of each WFS command is the command identifier. The number of following words to send depends on the command used.



Transaction 1	-
Code	Description / WFS command 1
0x44	I <sup>2</sup> C address
0x00	Select REFERENCE register to use a WFS command
0x0000	WFS command 1
0x0000	Expected word for command 1
Transaction 2	2
Code	Description / WFS command 2
0x44	I <sup>2</sup> C address
0x00	Select REFERENCE register to use a WFS command
0x0000	WFS comamnd 2
0x0000	Expected word for command 2
Transaction 3	}
Code	Description / WFS command 3
0x44	I <sup>2</sup> C address
0x00	Select REFERENCE register to use a WFS command
0x0000	WFS command 3
0x0000	Expected word for command 3

Figure 30: Generic  $I^2C$  communication sequence example to use a WFS command with a transaction

Transaction 1	
Code	Description / WFS command 1
0x44	I <sup>2</sup> C address
0x00	Select REFERENCE register to use a WFS command
0x0000	WFS command 1
0x0000	Write expected word for command 1
Code	Description / WFS command 2
0x0000	WFS command 2
0x0000	Write expected word for command 2
Code	Description / WFS command 3
0x0000	WFS command 3
0x0000	Write expected word for command 3

Figure 31: Generic I<sup>2</sup>C communication sequence example to use several WFS commands with a single transaction



#### 6.9.1 0x0001 RAM ACCESS

Table 23: RAM ACCESS details

	COMMAND: 0x0001 RAM ACCESS															
	COMM	AND: 0>	<0001 R	AM ACC	ESS											
Nord	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0			•		•	•	COMM	/AND[1	5:0] = 0x	0001			•	•	•	
1		NOT	USED:	0x00		R/W					ADDRE	SS [9:0]				
2				DATA	1 [15:0]	required	d when v	vrite acco	ess is requ	lested b	y setting	g R/W bit	to 0x0			
3				DATA	2 [15:0]	required	d when v	vrite acco	ess is requ	lested b	y setting	g R/W bit	to 0x0			
4				DATA	3 [15:0]	required	l when v	vrite acco	ess is requ	lested b	y setting	g R/W bit	to 0x0			
	WORE	), BIT		NAME						DE	SCRIPTI	ON				
	Word 1	·,	R/W			0: RAN	1 Write	Enable								
	Bit [10]						1 Read I									
	Word 2 Bit [9:0		ADDR	ESS		Write/	read sta	art addr	ess with	in the F	RAM					
	The RAM ACCESS command is used to either read a single location from RAM or writing a block of 3 words to RAM.															
	In RAM Synthesis mode, a WAVE or SLICE block can be written to RAM with the following sequence (as described in														1	
	Figure															
	1.			DE[1:0]			-									
	2.								RAM ACC	ESS co	mmand					
	3.	Write		owing to			_									
		а		-					o the RA							
		b	sect		or detai	ls on the			SLICE blo se word:				-			
	In either RAM Synthesis or RAM Playback, an RAM location can be read with the following sequence (as described in Figure 33):													n		
	1.	Set <u>PL</u>	AY MC	DE[1:0]	to 0x2 o	or 0x3 to	select	RAM Pla	ayback o	r RAM S	Synthes	is mode				
	2.	Set <u>RI</u>	DADDR[	<u>4:0]</u> to 0	x1F to s	elect <u>RA</u>	M_DAT	🔼 readi	ng.							
	3.	Write	0x0001	to the F	REFEREN	<u>ICE</u> regis	ster to u	ise the l	RAM ACC	CESS co	mmand					
	4.	Write	the foll	owing to	o the <u>RE</u>	FERENC	E regist	er:								
		а	. R/W	' bit set t	o 0x1.											

- b. ADDRESS [9:0] bits set to the RAM address to read.
- 5. Read 2 bytes.



Transaction 1	: Set RAM Synthesis Mode
Code	Description
0x44+ W	I <sup>2</sup> C address, write access
0x05	Select CONFIG register
0x2697	Set RAM Synthesis Mode
Transaction 2	: Set the RAM SYNTHESIS WRITE register
	-
Code	Description
0x44+ W	I <sup>2</sup> C address
0x00	Select REFERENCE register to access to WFS Register
0x0001	WFS command : set to RAM SYNTHESIS WRITE
0x0063	Set RAM start address 0x063 for write access
0x0100	DATA 1
0x0102	DATA 2
0x000E	DATA 3

*Figure 32: I<sup>2</sup>C communication sequence for RAM write using <u>RAM ACCESS</u> command* 

Transaction 1	: Set RAM Synthesis Mode
Code	Description
0x44+ W	I <sup>2</sup> C address, write access
0x05	Select CONFIG register
0x2697	Set RAM Synthesis Mode
-	
	2 : Configure Broadcast
Code	Description
0x44+ W	I <sup>2</sup> C address, write access
0x02	Select READ register
0x002B	Set bit BC for RAM_DATA reading
Transaction 3	: Set the RAM SYNTHESIS WRITE register
Code	Description
0x44+ W	I <sup>2</sup> C address, write access
0x00	Select REFERENCE register to access to WFS Register
0x0001	WFS command : set to RAM SYNTHESIS WRITE
0x0463	Set RAM address 0x063 for read access
Transaction 4	: Set the RAM SYNTHESIS WRITE register
Code	Description
0x44+ R	I <sup>2</sup> C address, read access
0x0000	Read 2-byte

Figure 33: RAM ACCESS sequence for RAM read



#### 6.9.2 0x0003 FIFO DEPTH

Table 24: FIFO DEPTH details

	Tuble 24	. FIFU D	EPINUE	cuns												
	COMM	AND: 0>	0003 FI	FO DEPT	ГН											
Word	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0							COMN	/IAND[1	5:0] = 0>	(0003						
1						NOT L	JSED: 0x	0000						FIFO	DEPTH	[2:0]
	WORE	), BIT		NAME						DE	SCRIPTI	ON				
	Word 1, Bit [2:0]       FIFO DEPTH       0x0: 1024 locations (default)         0x1: 512 locations       0x2: 256 locations         0x3: 128 locations       0x3: 128 locations         0x4: 64 locations       0x4: 64 locations. The RAM address ranges are detailed in Table 25.															
	The FIFO DEPTH command defines RAM locations to be used as a FIFO, used in FIFO mode. The RAM address ranges are detailed in Table 25.															
	By default, the FIFO depth corresponds to full 1024 RAM locations. Using a smaller FIFO allows preserving sections of RAM that could be used for RAM Synthesis or RAM Playback modes.															
			ts must re issuir					or RAM	SYNTHE	SIS mod	le (0x2 c	or 0x3) a	nd <u>CON</u>	FIG.OE	bit must	be

#### Table 25: RAM address range used by FIFO according to FIFO DEPTH value

FIFO DEPTH[2:0]	NUMBER OF RAM	RAM ADDRESS R	ANGE FOR FIFO
	LOCATION	BEGIN	END
0	1024	0x000	0x3FF
1	512	0x200	0x3FF
2	256	0x300	0x3FF
3	128	0x380	0x3FF
4	64	0x3C0	0x3FF

#### 6.9.3 0x0012 RAM SYNTHESIS

Table 26: RAM SYNTHESIS command details

	COMM	AND: 0>	(0012 R/	AM SYN	THESIS											
Word	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0							COMM	1AND[1	5:0] = 0x	0012						
1	ŀ	END WA	VE[3:0]		S	TART W	AVE[3:0	]	NOT	USED:	0x0	RELOFF	STOP	NXTWV	NXTSL	RPT
	WORE	D, BIT		NAME						DE	SCRIPTI	ON				
	Word 1, END WAVE Bits [15:12]								-			E), whicl / (see se			irst wor	d of
	Word 1, START WAVE Bits [11:8]								•			E), whicl y (see se	•		irst wor	d of



COMMAND: 0x0012 RAM SYNTHESIS Word 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 COMMAND[15:0] = 0x0012 1 END WAVE[3:0] START WAVE[3:0] NOT USED: 0x0 RELOFF STOP NXTWV NXTSL RPT WORD, BIT NAME DESCRIPTION Word 1, RELOFF Add a DC offset to each SLICE of the waveform matching the last sample of its Bit [3] previous SLICE. The offset added on the first SLICE is calculated so that it starts at OV. The RELOFF option can be used to add a DC offset to the waveform played. When RELOFF is used and set to 0x1, the <u>SLICE.MODE</u> of each SLICE blocks of the waveform must be 0x0. Note the following: Waveform will begin at 0 V amplitude. Waveform should end with 0 V amplitude. The SLICE parameters SHAPEUP[3:0] and SHAPEDN[3:0] must be set to • 0x0 Word 1, STOP Request to stop playing waveform by preventing SLICEs, WAVEs and SEQUENCE Bit [3] from being repeated (see section 6.8.2). Once the STOP command is issued, the WFS will play only a single cycle (or halfcycle) of all the remaining SLICE or WAVE block(s) of the SEQUENCE. There are no options to force an immediate and sudden end of the haptic waveform playback. This option applies to any waveform being played whether continuously or not. The <u>RPT</u> field must be set to 0x0 when setting STOP to 0x1. Word 1, NXTWV Plays the next WAVE of the SEQUENCE after reaching the end of the current WAVE. This option is used to stop a WAVE being played continuously. Bit [2] Word 1, NXTSL Plays the next SLICE of the SEQUENCE after reaching the end of the current SLICE. This option is used to stop a SLICE being played continuously. Bit [1] Enables the SEQUENCE to be repeated indefinitely. When the WAVE block Word 1, RPT Bit [0] associated with the END WAVE[3:0] has been played, the WAVE block associated with the START WAVE[3:0] will start playing again.

In RAM Synthesis (bits <u>PLAY\_MODE[1:0]</u> set to 0x3), the device plays all WAVE blocks starting from <u>START WAVE[3:0]</u> up to <u>END WAVE[3:0]</u>, which is referred as the SEQUENCE.

Any write with the RAM SYNTHESIS command indicates that the waveform from <u>START WAVE[3:0]</u> up to <u>END WAVE[3:0]</u> is ready to be played. If <u>OE</u> bit is already set to 0x1, the waveform will start to play immediately after the RAM SYNTHESIS command is issued.

If the <u>AUTO</u> bit is set to 0x1, the waveform will be automatically played upon a sense voltage event. See section 6.4.3 for more detail.

The communication sequence to use the RAM SYNTHESIS command includes the following:

- 1. Write 0x0012 to <u>REFERENCE</u> register to use the RAM SYNTHESIS command.
- 2. Write the following word to <u>REFERENCE</u> register:
  - a. Bits 15:12 with END WAVE[3:0] (0x0 to 0xE).
  - b. Bits 11:8 with <u>START WAVE[3:0]</u> (0x0 to 0xE).
  - c. Bits 3:0 with <u>STOP</u>, <u>NXTWV</u>, <u>NXTSL</u> & <u>RPT</u>.

Note that the communication sequence assumes that bits <u>PLAY\_MODE[1:0]</u> are set to 0x3.



#### 6.9.4 0x0013 RAM PLAYBACK

#### Table 27: RAM PLAYBACK command details

г			PLAYBAC			lans											
	COMM	AND: 0	x0013 R/	AM PLA	YBACK						-				-		
rd	15	14	13	12	11	10	9	8	7	6	5	4	3	2		1	0
0							COMM	/AND[1	5:0] = 0	(0013							
1	RPT		START	ADDRE	SS[4:0]					E	ND ADD	RESS[9:	0]				
2	0x0		START	ADDRE	SS[9:5]					REPEA	T START	T ADDRE	SS[9:0]				
Ì	WOR	D, BIT		NAME						DE	SCRIPTI	ON					
	Word 1 Bit [15]	,	RPT			next s <u>REPEA</u> the sa 0x1: V	es wavef ample a <u>AT STAR1</u> mple at Vaveforr Vaveforr	fter the <u>ADDRE</u> END AD	sample SS[9:0]. DRESS[9 t enable	fetched When ( <u>9:0]</u> . d.	l at <u>END</u>	ADDRE	<u>SS[9:0]</u>	is at			-
	Word 1 Bits [14	,	START ADDRE	ESS[4:0]		5 LSBs	ne 10-bi <sup>.</sup> s (START T ADDRI	ADDRE	SS[4:0])	are sen	t in Woi	-	•	•	es wl	nere	the
	Word 2 Bits [14		START ADDRE	ESS[9:5]			FART AD ly in pro land.			-					-	-	
	Word 1 Bits [9:	-	END A	DDRESS		corres	ne 10-bi ponds t if <u>RPT</u> bi	o the ad	Idress of	<sup>f</sup> the las	t sampl	e to be j	olayed b	efore t	ne pl	ayba	
ĺ	Word 2 Bits [9:	,	REPEA ADDRE	T START ESS	Ī		ne 10-bi <sup>:</sup> it is set t		•				•		sam	ples	whe
	sample	s to be	END AL	for wav	eform p	layback	when t	he RAM	Playbac	k is init	iated.						
	The wa	veform	segmen	t betwe	en <u>REP</u>	EAT STA	RT ADD	RESS[9:0	] and E		RESS[9:	0] is rep	eated v	vhen se	tting	<u>RPT</u>	

Ox1. To end a waveform playback repetition, a new RAM PLAYBACK command must be issued with <u>RPT</u> set to 0x0 with the <u>END ADDRESS</u> equals to or greater than the initial <u>END ADDRESS[9:0]</u>.

The 16-bit samples in RAM use the same format as for Direct Mode (see section 6.5) and FIFO mode (see section 6.6) and includes the bits [11:0] as the waveform amplitude, see <u>REFERENCE[11:0]</u> bits description.

The samples in RAM are written using **BURST RAM WRITE** command.

The use of the RAM PLAYBACK command indicates that the waveform is ready to be played. Thus, if <u>OE</u> bit is set 0x1, the waveform will start to play when issuing a RAM Playback command.

The communication sequence to program the <u>START ADDRESS[9:0]</u> and <u>END ADDRESS[9:0]</u> using the RAM PLAYBACK command includes the following:

- 1. Write waveform data in RAM using <u>BURST RAM WRITE</u> command.
- 2. Write 0x0013 to the <u>REFERENCE</u> register to use the RAM PLAYBACK command.
- 3. Write word 1 to the <u>REFERENCE</u> register.
- 4. Write word 2 to the <u>REFERENCE</u> register.

Note that the communication sequence assumes that bits <u>PLAY\_MODE[1:0]</u> are set to 0x2.



. . . . . . .

#### 6.9.5 0x0014 BURST RAM WRITE

Table 28: BURST RAM WRITE command details

[	COMM	1AND: 02	x0014 B	URST RA	MWRI	TE										
Word	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	15	14	15	12	11	10	-	-	-	•	5	4	5	Z		U
0							COMIN	/IAND[1	5:0] = 0x							
1			NOT USE	ED: 0x00						ST	ART ADI	DRESS [9	9:0]			
2		I	NOT USE	ED: 0x00						D	ATA CO	UNT [9:	0]			
3								DATA	[15:0]							
	WOR	D, BIT		NAME						DE	SCRIPTI	ON				
	Word Bits [9	•	START	ADDRE	SS	follow	ing cons	straint:	Iress fro	m wher	e to sta	rt writir	ng in the	RAM v	vith the	
	Word	•	DATA	COUNT		Define				ords to	be writ	ten on t	he RAM	with th	ne follow	ing
	Bits [9	:0]					COUNT		aximum – <u>START</u>							
	Word Bits [1	·	DATA				es data t ENCE[11		itten in t	he RAN	1 using 1	the sam	e forma	t as the		
	The BURST RAM WRITE command is used to write multiple words to the RAM when using RAM Playback mode (PLAY_MODE[1:0] set to 0x2). The data format uses the same format as the <u>REFERENCE[11:0]</u> bits.															
	The co	mmunic	ation se	quence	to write	e to RAN	/I using t	the BUR	ST RAM	WRITE	WFS co	mmand	include	s the fo	llowing:	
	1.	Write	0x0014	to the F	REFEREN	<u>ICE</u> regi	ster to u	ise the E	BURST R	AM WR	ITE com	mand.				
	2.	Write	the RAN	M <u>START</u>		SS word	d to the	REFERE	NCE regi	ster.						
	3.	Write	the DA		T word	l to the	REFEREN	VCE regi	ster.							
	<ol> <li>Write the RAM <u>START ADDRESS</u> word to the <u>REFERENCE</u> register.</li> <li>Write the <u>DATA COUNT</u> word to the <u>REFERENCE</u> register.</li> <li>Write the number of <u>REFERENCE[15:0]</u> words equal to <u>DATA COUNT</u>. RAM write address is incremented automatically between words.</li> </ol>															

Note that the communication sequence assumes that  $\underline{PLAY MODE[1:0]}$  bits are set to 0x2.



#### 6.9.6 0x0015 FULL RAM READ

Table 29: FULL RAM READ command details

	COMM	AND: 0>	<0015 Fl	JLL RAN	1 READ											
Word	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0							COMN	AND[1	5:0] = 0>	(0015						
	read th	e full RA	sis or RA AM cont e been re	ent on t	he com	municat	ion inte	rface. T	he devic	e will st	ay in th					
	The communication sequence to use the FULL RAM READ command includes the following:															
	1. Set bits <u>RDADDR[4:0]</u> to 0x1B to select <u>RAM_DATA</u> reading.															
	2.	Write	0x0015	to <u>REFE</u>	RENCE	register	to use t	he FULL	RAM RI	EAD con	nmand.					
	3.	Write	0x0000	(or any	value ex	cept 0x	(FF15) to	REFER	ENCE re	gister.						
	4.	Read 2	2 bytes													
	<ol> <li>Repeat step 3) and 4) until the last RAM address or until using the <u>FULL RAM READ BREAK</u> command. The RAM address is automatically incremented.</li> </ol>															
	Note th	at the c	commun	ication	sequend	e requi	res that	PLAY_N	<u>/IODE[1:</u>	<u>0]</u> bits a	ire set t	o 0x2 or	0x3.			

#### 6.9.7 0xFF15 FULL RAM READ BREAK

Table 30: FULL RAM READ BREAK command

	COMM	AND: 0x	FF15 FL	JLL RAIV	I READ E	BREAK										
Word	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	COMMAND[15:0] = 0xFF15															
	The FULL RAM READ BREAK command 0xFF15 is used to stop the RAM content reading loop started with the															
	FULL R	AM REA	D comm	and.												



## 6.10 Register Map

#### Table 31: Main register map

ADDR.	NAME	DEFAULT VALUE	R/W <sup>4</sup>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x00	REFERENCE	0x0000	RW						•		DATA	[15:0]		•					
0x01	ION BL	0x03A0	RW		RS	VD		FSWM	AX[1:0]	SB[	1:0]				I_ON_SC	ALE[7:0]			
0x02	DEADTIME	0x046A	RW		RS	VD					DHS[6:0]						DLS[4:0]		
0x03	<u>KP</u>	0x0080	RW		RSVD		XTRIGF	XTRIGR						KP[10:0]	•				
0x04	<u>KPA KI</u>	0x02A0	RW		RS	VD			KIBAS	E[3:0]					KPA[	[7:0]			
0x05	<u>CONFIG</u>	0x1000	RW	ONCOMP	AUTO	SENSE	GAINS	GAIND	PLAY_M	ODE[1:0]	RET	SYNC	RST	POL_SENS	OE	DS		PLAY_SRATE	
0x06	PARCAP	0x003A	RW			RSVD			CCM	UPI	RSVD				PAR	САР			
0x07	SUP RISE	0x4967	RW		I2C_AD	DR[3:0]		LP			VDD[4:0]					TI_RIS	E[5:0]		
0x08	INT_ENABLE	0x0000	RW					RSVD					IE_FHE	IE_STCHG	IE_MXERR	IE_SENSF	IE_PLAY	IE_MAXP	IE_ERR
0x09	<u>SENSING</u>	0x0000	RW	SIGN		REP[2:0]							STHRES	6H[11:0]					
0x0A	TRIM	0x0000	RW	TRIMR	W[1:0]		RS	VD					TRIM_OSC				Т	RIM_REG[2:0	J]
0x0B	COMM	0x001E	RW		RSVD		RDAI	STR	OD		GPIOSEL[2:0]	]	GPIODIR	TOUT		F	RDADDR[4:0	]	
0x10	IC_STATUS	0x0001	RO			RS	VD			STAT	E[1:0]	OVV	OVT	MXPWR	IDAC	UVLO	SC	FULL	PLAYST
0x11	FIFO STATE	0x4400	RO		RSVD		ERROR	FULL	EMPTY					FIFO_SP	ACE[9:0]				
0x18	SENSE VALUE	0x06CF	RO	POL_SENS	SENSE	GAIN	SENS_FLAG						SENSE_VA	ALUE[11:0]					
0x1B	RAM DATA	0x0000	RO					RAM_DATA[15:0]											
0x1E	CHIP_ID	0x1781	RO		RSVD								CHIP_I	D[11:0]					
0x1F	INT STATUS	0x0000	RO					RSVD					IS_FHE	IS_STCHG	IS_MXERR	IS_SENSF	IS_PLAY	IS_MAXP	IS_ERR

<sup>&</sup>lt;sup>4</sup> RO are read-only registers. RW are read/write registers.



#### 6.10.1 0x00 REFERENCE

#### Table 32: REFERENCE register details

ADDR	ESS: 0x0	0	REFER	ENCE		DEFAL	JLT: 0x0	000							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RS	VD	•			•	•	F	REFEREN	NCE[11:0	)]			•	
						ſ	REFEREN	VCE[15:0	)]						
BITS	NAME			DEFAL	JLT	TYPE	DESCR	IPTION							
11:0	REFER	ENCE		0x000		RW	define compl wavefo detern Where the int device REFER	s the de ement f prm: shi nined by Ampli e REFERI ernal Al definec ENCE[12]	sired ar ormat. <sup>-</sup> ft data /: <i>tude[V</i> ENCE is DC inpu l by <u>GAI</u> L:0] mus	nplitude The dev left to a $r_{pk}] = \frac{R}{m}$ REFERE t range <u>ND</u> . st be be	e of the ice will lign MSI <u>EFERE</u> 2 <sup>11</sup> – NCE[11: and <i>FB</i> <sub>rc</sub> tween -	Bs. The a $\frac{WCE}{1}  imes$	in 12-bit th a low amplitud $V_{ref} \times 1$ nal value e feedba x931) ar	two's eer-resol de in vol $FB_{ratio}$ e, $V_{ref} = 3$ ck ratio nd 1743	ts is 3.6 is
15:0	REFER	ENCE		0x000	0	RW	0x2 or	-	efines th	ne Wave	eform Sy		_	DE[1:0] ) comm	

### 6.10.2 0x01 ION\_BL

Table 33: ION_BL	register details
------------------	------------------

ADDR	ESS: 0x0	1	ION_B	L		DEFAU	LT: 0x03	BA0								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	RS	VD		FSWM	AX[1:0]	SB[:	1:0]			I	_ON_SC	CALE[7:0	]			
BITS	NAME			DEFAL	JLT	TYPE	DESCR	IPTION								
11:10	FSWM	AX		0x0		RW	Sets bo	oost con	verter r	naximu	m switc	hing free	quency.			
	0x0: 1 MHz 0x1: 833 kHz															
		0x1: 833 kHz														
							0x2:66									
							0x3: 50	00 kHz								
9:8	SB			0x3		RW	Sets bo	oost con	verter b	olanking	; time.					
							0x0: 35	5 ns								
							0x1: 44	1 ns								
						0x2: 53 ns										
							0x3:62	2 ns								
							Defaul	t value s	should v	vork for	most a	pplicatio	ons.			





ADDR	ESS: 0x0	1	ION_B	L		DEFAU	LT: 0x03	BA0							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RS	VD		FSWM	AX[1:0]	SB[:	1:0]			Ļ	_ON_SC	ALE[7:0	]		
BITS	NAME			DEFAU	ILT	TYPE	DESCR	IPTION							
7:0	I_ON_:	SCALE		0xA0		RW	switch <i>I_</i> Where	. I_ON_SC	SCALE[7 <i>ALE</i> = y = 50 n	rent rec ':0] is de <i>round</i> s and <i>FE</i> <u>ND</u> .	termine $\left(\frac{Laten}{L_1 \times 2}\right)$	ed by: $\frac{ncy}{2^{-12}} \times F$	R <sub>sense</sub> ×	FB <sub>ratio</sub>	)

#### 6.10.3 0x02 DEADTIME

Table 34: DEADTIME register details

ADDR	ESS: 0x0	2	DEADT	TIME		DEFAU	LT: 0x04	46A								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RSVD				DHS[6	:0]						DLS[4:	:0]				
BITS	NAME			DEFAL	JLT	TYPE	DESCR	IPTION								
11:5	DHS			0x23		RWSets the delay between the Low-Side (LS) switch turns off and the High-Side (HS) switch turns on $(t_{dead-HS})$ , as per: $t_{dead-HS} = DHS \times 1.1 ns$ DHS[6:0] is determined by: $DHS = \frac{2\pi\sqrt{L_1 \times C_{SW}}}{4 \times 1.1 \times 10^{-9}}$ Where Csw is the parasitic capacitance measured on the node connecting SW pin to $L_1$ . Csw is influenced by the parasitic capacitance of $L_1$ and PCB metal trace connected on SW pin.DHS[6:0] can be adjusted for optimization.										
							DHS[6	:0] can k	oe adjus	ted for o	optimiza	ation.				
4:0	DLS			0x0A		RW		-			-		itch tur	n off and	d the	
									t	dead–LS	= DLS	× 4.4 n	S			
							$t_{dead-HS} = DHS \times 1.1 \text{ ns}$ $DHS[6:0] \text{ is determined by:}$ $DHS = \frac{2\pi\sqrt{L_1 \times C_{SW}}}{4 \times 1.1 \times 10^{-9}}$ Where C <sub>sw</sub> is the parasitic capacitance measured on the node connecting SW pin to L <sub>1</sub> . C <sub>sw</sub> is influenced by the parasitic capacitance of L <sub>1</sub> and PCB metal trace connected on SW pin. DHS[6:0] can be adjusted for optimization.									



#### 6.10.4 0x03 KP

Table 35: KP register details

ADDR	ESS: 0x0	3	КР			DEFAU	LT: 0x00	080							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RSVD		XTRIGF	XTRIGR						KP[10:0]	]				
BITS	NAME			DEFAU	LT	TYPE	DESCR								
12	XTRIG	F		0x0		RW	Table : ( <u>PLAY</u> <u>GPIOD</u> the GF 0x1: Fa	tes wave 18) on G <u>MODE[</u> <u>PIR</u> must PIO exter alling ed alling ed	PIO fall <u>1:0]</u> bits be set f rnal trig ge exte	ing edge s set to ( to 0x1 to ger fund rnal trig	e using F Dx3). D set the ctionality ger activ	RAM Syr e GPIO a y. vated or	nthesis s an inp	-	
11	XTRIG	R		0x0		RW	Table ( <u>PLAY</u> <u>GPIOD</u> the GF 0x1: R	tes wave 18) with <u>MODE[</u> <u>PIR</u> must PIO exten ising edg ising edg	GPIO ri <u>1:0]</u> bits be set t rnal trig ge exter	sing edg s set to ( to 0x1 to ger fund mal trigg	ge using Dx3). D set the ctionalit ger activ	RAM Sy e GPIO a y. ated on	nthesis s an inp		
10:0	КР			0x080		RW		ne physio rtional g	ain, wh		termine	d by:		control	ler

#### 6.10.5 0x04 KPA\_KI

Table 36: KPA\_KI register details

ADDR	ESS: 0x0	4	KPA_K	1		DEFAU	LT: 0x02	2A0							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RS	VD			KIBAS	E[3:0]					KPA	[7:0]			
BITS	NAME			DEFAL	ILT	TYPE	DESCR	IPTION							
11:8	KIBASI	Ξ		0x2		RW		nines th is deter	mined b	y:	. ,	the intententententententententententententen	egrated	PI contro	oller,
7:0	КРА			0xA0		RW	contro	ller, whi KP is <u>KI</u>	ich is ca $KPc = I$	lculated KP + 2	by: × KPA	c) used × AMPI E is <u>REFE</u>	LITUDE	-	



#### 6.10.6 0x05 CONFIG

Table 37: CONFIG register details

ADDRE	ESS: 0x0	5	CONFI	G		DEFAU	ILT: 0x1	000							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ONCOMP	AUTO	SENSE	GAINS	GAIND		ΑY_ E[1:0]	RET	SYNC	RST	POL_ SENSE	OE	DS	PLAY	′_SRATE	[2:0]
BITS	NAME			DEFAU	LT	TYPE	DESCR								
15	ONCO	MP		0x0		RW	the th SENS compa 0x1: A 0x0: Ir ONCO detect detect	ctive hactive MP need tion. Set tion.	defined 0x1. <u>SE</u> ds to be ONCON	by <u>STHF</u> NSE nee set bac /IP back	RESH[11 eds to be k to 0x0 to 0x1 t	.:0] and e set to to clean to reacti	automa 0x1 to u r <u>SENS I</u> vate an	tically se se the s <u>-LAG</u> aft automa	et ensing er a tic
14	AUTO			0x0		detection.         RW       Enables a programmed waveform to be triggered automatically. This feature needs ONCOMP and SENSE set to 0x1. See section 6.4.3 for more detail on for Automatic Haptic Playback. 0x1: Enable 0x0: Disable         The AUTO bit is cleared automatically after the waveform is played. Set AUTO bit back to 0x1 to enable again the programmed waveform to be triggered automatically.									
13	SENSE			0x0		RW	imped with <u>S</u> 0x1: E 0x0: D Note t - <u>PLAY</u> - <u>ONC</u> if SENS	isable he follov <u>ST</u> bit m <u>OMP</u> , <u>SIG</u> SE bit is a	read th ALUE[1: wing: ust be ( GN & Al set to 0	e piezo a <u>1:0]</u> 0x1 befo <u>UTO</u> bits x0.	re settin and <u>SE</u>	r voltage ng SENS <u>NSING</u> r	e that ca E bit to o egister h	n be rea 0x1. nave no	effect
12	GAINS			0x1		- If <u>AUTO</u> is set to 0x1, a successful detection clears SENSE bit.         RW       Sets the sensing resolution by fixing the gain of the feedback loop ( <i>FBratio</i> ).         0x0: <u>SENSE_VALUE[11:0]</u> LSB is set to 54.5 mV & <i>FBratio</i> is set to 31 0x1: SENSE VALUE[11:0] LSB is set to 7.6 mV & <i>FBratio</i> is set to 4.33									
11	GAIND	)		0x0		RW	feedba 0x0: V	ne outpu ack loop ουτ rang ουτ rang	( <i>FB<sub>ratio</sub></i> ) e set to	±95 V &	FB <sub>ratio</sub> S	set to 31	L	n of the	

# **BOS1921 Product Datasheet**

Confidential



ADDR	ESS: 0x0	5	CONFI	G		DEFAU	ILT: 0x10	000							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ONCOMP	AUTO	SENSE	GAINS	GAIND	PL/ MOD	AY_ E[1:0]	RET	SYNC	RST	POL_ SENSE	OE	DS	PLAY	_SRATE	[2:0]
BITS	NAME			DEFAU	LT	TYPE	DESCR	IPTION							
10:9	PLAY_	MODE		0x0		RW	0x0: D 0x1: F 0x2: R	irect mo IFO mod AM Play	ode (see le (see s back m	playbac section section 6 ode (see node (see	6.5) .6) sectior	n 6.7)			
8	RET			0x0		RW	SLEEP OxO: R Ox1: R	mode ([ egisters egisters	<mark>DS</mark> set to and RA and RA	M data i M data i	retentio retentio	n is ena	bled	V when	using
7	SYNC			0x0		RW	0x1: E	nable	i-chip s	ynchron	ization.				
6       RST       0x0       RW       Initiates a software reset. The device redefault values and goes to IDLE mode. Fireset is completed.         6       NO       NO       NO       NO         5       POL_SENSE       0x0       RW       Defines the polarity of the OUT+/OUT-												-			
5	POL_S	ENSE		0x0		RW	sensin 0x1: 0	g ( <u>SENS</u> UT+ pin	E bit is s is conn	of the OU set to Ox nected to ected to	1). • VDD	Ր- pins w	vhen the	e device	is
4	OE			0x0		RW	0x1: E 0x0: D OE bit PLAY	nable isable will clea MODE[1	ar autor . <u>:0]</u> is se	orm play natically et to 0x2 aveform	at the e or 0x3	end of a	wavefo	rm if	
3	DS			0x0		RW	Sets th	ne powe bit <u>OE</u> is DLE	r mode	when th		e is not	playing	wavefor	rm
2:0	PLAY_	SRATE		0x0		RW		RAM P 2), as fo	ite used Playback illows:			•			



#### 6.10.7 0x06 PARCAP

#### Table 38: PARCAP register details

ADDR	ESS: 0x0	6	PARCA	νP		DEFAU	LT: 0x00	03A							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RSVD	•	•	CCM	UPI	RSVD				PARCA	AP[7:0]	•	•	
BITS	NAME	_		DEFAL	ILT	TYPE	DESCR	IPTION							
10	ССМ			0x0		RW	buck-t discon 0x0: D 0x1: C It is re- the de Using	ooost co tinuous CM moo CM or D commen sign has CCM mo	nverter conduc de only CM mo nded to a value ode allo	in conti ction mo de set CCM e of 10 μ w for gro	nuous c de (DCN 1 bit to ( H.	onducti /). Dx1 only	on mod <sup>,</sup> when t	perate t e (CCM) he induo ve capac	or ctor in
9	UPI			0x0		RW		isable		ional Po	wer Inp	ut.			
7:0	PARCA	¥Ρ		0x3A		RW	Where conne	e <i>Csw</i> is t cting SW definec	PARCA he para / pin to l by <u>GAI</u>		$\frac{\overline{L_{SW}}}{L_1} \times R$ $\overline{L_1} \times R$ L	e measu the feed enced by	ired on Iback ra y the pa	the node tio of the rasitic	

#### 6.10.8 0x07 SUP\_RISE

Table 39: SUP\_RISE register details

ADDR	ESS: 0x0	7	SUP_R	ISE		DEFAU	LT: 0x49	67							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I2C_AD	DR[3:0]		LP		١	/DD[4:0]					TI_RIS	E[5:0]		
BITS	NAME			DEFAU	ILT	TYPE	DESCR	IPTION							
15:12	I2C_AE	DR		0x4		RW	addres Also se Provisi The va to 0x1 The I20 to 0x1) regard A value	s = (0x4 ets the li onal ID, lue of l2 and GPI C_ADDR and is l less of t	, I2C_AI 3C 4-bit see Tak C_ADD O pin is [3:0] va preserve he state is retur	DDR[3:0 Instance ole 14). R[3:0] ca at a log lue is no ed wher e of the	]). e ID (i.e. an be ch ;ic-level ot reset n the dev <u>RET</u> bit.	., bits [1 hanged o low. by a sof vice goe	tware re	the <u>PIODIR</u> i eset ( <u>RS</u> EP mode	set

# **BOS1921 Product Datasheet**

Confidential



ADDR	ESS: 0x0	7	SUP_R	ISE		DEFAU	LT: 0x49	967							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I2C_AD	DR[3:0]		LP		١	/DD[4:0	]				TI_RIS	SE[5:0]		
BITS	NAME			DEFAL	ILT	TYPE	DESCR	IPTION							
11	LP			0x1		RW	should 0x1: Ei	l work fo nable lo	power v or most w powe ow powe	applicat r	-	IDLE mo	ode. Defa	ault valu	le
10:6	VDD			0x05		RW	by: For VD	0D[4:0] >	e supply لا 31, use 0, use	/ <i>DD</i> = e 0x1F.	e seen a $\left(\frac{V_{DD}[V]}{0.026}\right)$	-		nd is def	ined
5:0	TI_RISI	E		0x27		RW	Where		70 ns ar	$_{E}=\frac{T_{CL}}{T_{CL}}$	$\frac{K \times 31}{L}$	$\frac{25}{R} \times \frac{FI}{R}$	B <sub>ratio</sub> sense		vice

#### 6.10.9 0x08 INT\_ENABLE

#### Table 40: INT\_ENABLE register details

ADDR	ESS: 0x0	8	INT_EI	NABLE		DEFAU	DEFAULT: 0x0000									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	RSVD								IE_FHE	IE_ STCHG	IE_ MXERR	IE_ SENSF	IE_ PLAY	IE_ MAXP	IE_ERR	
BITS	NAME DEFAULT TYPE							DESCRIPTION								
6	IE_FHE	<u>-</u>		0x0		RW	Enables the FIFO Half Empty Interrupt. In FIFO mode ( <u>PLAY_MODE[1:0]</u> set to 0x1), the interrupt triggers when the FIFO is at least half empty. 1: interrupt is enabled 0: interrupt is disabled									
5	IE_STC	ΉG		0x0		RW	<ul> <li>Enables Device State Change Interrupt.</li> <li>The interrupt triggers when the device state indicated by <a href="mailto:state1:0">STATE[1:0]</a> changes.</li> <li>1: interrupt is enabled</li> <li>0: interrupt is disabled</li> </ul>									
4	IE_MXERR 0x0 F						Enables Max Error Interrupt. The interrupt triggers when there is a difference between the waveform played on the output and the setpoint, which typically occurs when the output haptic waveform is too abrupt, or the capacitive load is too high.									
	1: interrupt is enabled 0: interrupt is disabled															



ADDR	ESS: 0x0	8	INT_E	NABLE		DEFAU	JLT: 0x0000										
15	14	13	12	11	10	9	8 7 6 5 4 3 2						1	0			
	<u> </u>			RSVD					IE_FHE	IE_ STCHG	IE_ MXERR	IE_ SENSF	IE_ PLAY	IE_ MAXP	IE_ERR		
BITS	NAME			DEFAU	ILT	TYPE	DESCRIPTION										
3	IE_SEN	ISF		0x0		RW	<ul><li>Enables Sense Voltage Event Interrupt.</li><li>The interrupt triggers when a Sense Voltage Event is detected (see section 6.4).</li><li>1: interrupt is enabled</li><li>0: interrupt is disabled</li></ul>										
2	The inter 1: inter								Enables Waveform Playback Status Interrupt. The interrupt triggers when <u>PLAYST</u> is set to 0x1. 1: interrupt is enabled 0: interrupt is disabled								
1	IE_MAXP       0x0       RW       Enables Max Power Interrupt. The interrupt triggers when maximum amount of power is us and <u>MXPWR</u> is set to 0x1.         1: interrupt is enabled       0: interrupt is disabled								ed								
0	IE_ERR 0x0 RW							Enables Error State Interrupt. The interrupt triggers when the device is in error state and <u>STATE[1:0]</u> is set to 0x3. 1: interrupt is enabled 0: interrupt is disabled									

#### 6.10.10 0x09 SENSING

ADDR	ADDRESS: 0x09 SENSIN				IG DEFAULT: 0x0000																
15	14	13	12	11	10	9	8 7 6 5 4 3 2 1 0														
SIGN		REP[2:0]			•	STHRESH[11:0]								STHRESH[11:0]							
BITS	NAME DEFAULT TYPE						DESCRIPTION														
15	SIGN								age feec <u>IRESH[1</u> st be se	<u>1:0]</u> ) to	generat										

# BOS1921

Confidential



Product Datasheet

ADDR	ESS: 0x0	9	SENSI	١G		DEFAULT: 0x0000									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN		REP[2:0]					STHRESH[11:0]								
BITS	NAME			DEFAU	ILT	TYPE	DESCRIPTION								
14:12	REP			0x0		RW	<u>STHRE</u>	0x1:       16       μs         0x2:       256       μs         0x3:       512       μs         0x4:       1024       μs         0x5:       2048       μs         0x6:       4088       μs							
11:0	STHRESH 0x000					RW	genera The ar Where feedba is a 12	ate a ser nplitude e V <sub>ref</sub> = 3 ack ratic -bit sign <u>GAINS</u> se Maxin corre Minir	the volt V = V = 0 V = 0	age eve volts is c $\frac{STHRE}{2^{11} -}$ the inter device c nber. 1, the fo lowable ng to 13	the termination of the second	$Y_{ref} \times Fl$ C input raby GAIN limits ap SH[11:0] SH[11:0]	ust be so B <sub>ratio</sub> ange, FE S and S oply: value is	et to 0x1 B <sub>ratio</sub> is th THRESH[	ie



#### 6.10.11 0x0A TRIM

Table 42: TRIM register details

ADDR	ESS: 0x0	A	TRIM			DEFAU	DEFAULT: 0x0000								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TRIMR	W[1:0]		RS	VD			TRIM_OSC[6:0] TRIM_RE							M_REG[	2:0]
BITS	NAME DEFAULT						DESCRIPTION								
15:14	TRIMR	W		0x0		RW	<ul> <li>Trim control bits for adjusting the internal clock oscillator</li> <li>frequency (TRIM_OSC[6:0]) and 1.8 V internal regulator voltage</li> <li>(TRIM_REG[2:0]), see Figure 34. Hardware fuses values vary from chip-to-chip. More detail is available in the section 6.2.14.</li> <li>TRIMRW[1:0] bits are automatically reset to 0x0 after each operation.</li> <li>0x0: Default behaviour where Hardware fuses are latched to the Trim Block at power-up</li> <li>0x1: Resets the Trim Block with the Hardware Fuses and then transfers Trim Block data to TRIM_OSC[6:0] &amp; TRIM_REG[2:0] for reading (wait for 1 ms before reading)</li> <li>0x2: Transfers Trim Block data to TRIM_OSC[6:0] &amp; TRIM_REG[2:0]</li> <li>for reading (wait for 1 ms before reading)</li> <li>0x3: Writes TRIM_OSC[6:0] &amp; TRIM_REG[2:0] to Trim Block</li> </ul>							from the ] for <u>G[2:0]</u>	
9:3	TRIM_			0x00		RW	Oscillator trimming bits in two's complement. The step size is approximately 150 kHz. Maximum frequency at 0x1F. Minimum frequency at 0x20. Excessive change in oscillator frequency may induce circuit malfunction. This is an advanced feature.							5	
2:0	TRIM_	REG		0x0		RW	The internal 1.8 V regulator (REG pin) trimming bits in two's complement. The step size is approximately 22 mV. Maximum voltage at 0x3 Minimum voltage at 0x4								

Confidential






Figure 34: Trim control block diagram

#### 6.10.12 0x0B COMM

Table 43: COMM register details (BOS1921)

ADDR	ESS: 0x0	В	COMM	1		DEFAU	LT: 0x00	D1E							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RSVD		RDAI	STR	OD	GP	IOSEL[2	:0]	GPIODIR	TOUT		RD	ADDR[4	:0]	
BITS	NAME			DEFAU	ILT	TYPE	DESCR	IPTION							
12	RDAI			0x0		RW	operat 0x0: <u>R</u> 0x1: <u>R</u>	ion. <u>Daddr[</u> Daddr[	uto-incr [ <u>4:0]</u> bits [ <u>4:0]</u> bits 0] bits ar	are not increm	t modifi ent afte	ed er a regis	ster read	ł	
11	STR			0x0		RW	comm only th 0x1: A 0x0: N Regarc	unicatic ne addre ddress a o addre dless the	natic inc on. Allow ess of the auto-ince ss auto- ss auto-	vs writin e first re rement increme value, a	g severa egister ( every tv ent an addr	al conse see Figu wo bytes ess of 0	cutive ro re 20). S (00 ( <u>REF</u>	egisters ERENCE	using
							-	-	iot autoi FIFO or V		-		allow m	ore effic	ient
10	OD			0x0		RW	0x0: 0	ne GPIO pen-Dra ush-Pull		type.					

# **BOS1921**

Confidential



**Product Datasheet** 

ADDR	ESS: 0x0	В	COMM	1		DEFAU	LT: 0x002	1E							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RSVD		RDAI	STR	OD	GP	IOSEL[2:0	)]	GPIODIR	TOUT		RI	DADDR[4	4:0]	
BITS	NAME			DEFAU	ILT	TYPE	DESCRI	PTION							
9:7	GPIOS	EL		0x0		RW				signal tł	nat is o	utput o	n the GP	IO pin w	hen
							GPIODI								
									eset Stat e device		et prod	cess.			
									reset sta		•				
							1: Devic	e is no	ot in rese	et state a	and is r	eady fo	r operat	ion	
							0x1: Wa	aveform	n Playba	ack Stati	JS				
									state of						
							0: PLAY								
							1: PLAY	SI bit i	s UxU						
							0x2: Err	or Stat	e						
										is in err	or state	e ( <u>STATI</u>	E[1:0] se	t to 0x3)	:
							0: Error 1: No ei								
							0x3: Ma			amount	ofnow	vor ic uc	od (state	e of <u>MXP</u>	0\A/D\•
									ower, d		-	ver is us	eu (stati		<u>vvn</u> j.
									power is						
							0x4: FIF	O Full							
									(PLAY N	10DE[1:	<u>0]</u> set t	:o 0x1),	indicate	s if the F	IFO is
							•		<u>FULL</u> bit	:):					
							0: FIFO 1: FIFO		Full						
							1.1110	15 1102 1							
							0x5: Int	-							
							0: Inter			Interru	ots of <u>II</u>	<u>NI_SIA</u>	IUS regi	ster is Ox	(1:
									t pendir	ng					
							046150		aacr						
							0x6: Sei Indicate			a met tl	he dete	ection tr	igger co	nditions	(state
							of <u>SENS</u>	FLAG	bit):				50		
									ction cor						
							1. Sense	e uete		nunion r	iot met	L			
							0x7: FIF								
							In FIFO at least			10DE[1:	<u>0]</u> set t	:o 0x1),	indicate	s if the F	IFO is
									npty: f of the F	FIFO loca	ations a	are avai	lable		
									alf of the						
6	GPIOD	DIR		0x0		RW	Sets the	direct	tion of th	ne GPIO	pin.				
									n output	:					
							0x1: GP	IO is a	n input						

**Confidential** 



ADDR	ESS: 0x0	В	COMM	1		DEFAU	LT: 0x00	D1E							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RSVD		RDAI	STR	OD	GP	IOSEL[2	:0]	GPIODIR	TOUT		RD	ADDR[4	:0]	
BITS	NAME		•	DEFAL	JLT	TYPE	DESCR	IPTION			•				
5       TOUT       0x0       RW       Enables a timeout mechanism which forces the device into SI it fails to receive the necessary data samples during waveform playback.         The conditions for the timeout are the following:       •       Waveform playback mode is either FIFO or Direct m (PLAY_MODE[1:0] bits set to 0x0 or 0x1).         •       The output is enabled (OE bit set to 0x1).       •         •       The PLAYST bit has been 0x1 for at least 4 ms.         0x1: Enable       0x0: Disable							m								
4:0	RDADE	DR		0x1E		RW	comm	unicatic	e interna on bus du <u>CHIP_ID</u>	uring a r	ead.			irned or	n the

### 6.10.13 0x10 IC\_STATUS

#### Table 44: IC\_STATUS register details

ADDR	ESS: 0x1	0	IC_STA	TUS		DEFAU	LT: 0x00	001							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RS	VD			STATI	E[1:0]	OVV	OVT	MXPWR	IDAC	UVLO	SC	FULL	PLAYST
BITS	NAME			DEFAU	ILT	TYPE	DESCR								
9:8	STATE			0x0		RO	one of 0x0: IE	<sup>E</sup> the foll DLE ALIBRAT UN.	owing e	the devi errors oc					
7	OVV			0x0		RO	depen trigger trigger 0x1: O	ds on <u>G</u> red at 10 red at 14	<u>AIND</u> va )0 V and 1 V and pltage e	xceeded	AIND is If <u>GAIN</u>	set to 0: <u>D</u> is set	x0, the f to 0x1, 1	ault is the fault	: is
6	OVT			0x0		RO	0x1: 0		perature	lt bit. e detecto ure is Of		ne device	9		
5	MXPW	′R		0x0		RO	Indica 0x1: N	tes that 1aximun	R <sub>sense</sub> re 1 power	ning bit. eached tl r, distort unt of po	ion likel		owed cı	urrent.	

# **BOS1921**

Confidential



**Product Datasheet** 

ADDR	ESS: 0x1	0	IC_STA	ATUS		DEFAU	ILT: 0x00	001							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RS	VD			STAT	E[1:0]	OVV	OVT	MXPWR	IDAC	UVLO	SC	FULL	PLAYST
BITS	NAME			DEFAL	JLT	TYPE	DESCR	IPTION							
4	IDAC			0x0		RO	0x1: Pr 0x0: N A prob discon To rec	o proble olem wit nected.	with cu em with h the II m an II	rrent det n current DAC mos DAC erroi	detecti t likely i	ndicates			
3	UVLO			0x0		RO	V <sub>DD</sub> Ur 0x1: V	nder-vol	tage fau r-voltag			e trying	to outp	ut a wav	veform
2	SC			0x0		RO	0x1: SI	hort circ	uit dete	it fault b ected on detected		zo load			
1	FULL			0x0		RO	( <u>PLAY</u> 0x1: FI		<u>1:0]</u> set II	s full whe t to 0x1).	-	g FIFO m	ode		
0	PLAYS	Γ		0x1		RO	on PLA In Dire when 0: No s 1: Nex In FIFC when 0: FIFC 1: FIFC In RAN 0x2 or finishe 0: Way	ect mode new dat sample r t sample 0 mode FIFO is e 0 is not e 0 is emp A Synthe	e (PLAY a is nee required requ	MODE[ eded: d red MODE[1: RAM play	<u>1:0]</u> set 0] set to vback m	to 0x0), o 0x1), P ode ( <u>PL</u> /	PLAYST	bit indi	cates ates set to



## 6.10.14 0x11 FIFO\_STATE

#### Table 45: FIFO\_STATE register details

ADDR	ESS: 0x1	1	FIFO_S	TATE		DEFAU	LT: 0x44	100							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RSVD		ERROR	FULL	EMPTY					FIFO_SP	ACE[9:0	]			
BITS	NAME			DEFAL	JLT	TYPE	DESCR	IPTION							
12	FULL 0x0					RO	any of <u>SC</u> . 0x1: Ai	the follo	owing fa	is in err aults has occurre	occurr				
11	FULL			0x0		RO	Same a	as <u>FULL</u>	bit.						
10	EMPTY	(		0x1		RO	Same a	as <u>PLAYS</u>	T bit.						
9:0	EMPTY     0x1       FIFO_SPACE     0x000					RO	When FIFO_S free sp	FIFO De SPACE va	pth is salue of ( alue of ( ailable (	of free s et to 10 0x000 in (if <u>EMPT</u> 0x0).	24 (usin dicates	g <u>FIFO D</u> that eitl	<u>EPTH</u> co ner ther	ommano e are 10	d), a )24

#### 6.10.15 0x18 SENSE\_VALUE

#### Table 46: SENSE\_VALUE register details

ADDR	ESS: 0x1	8	SENSE	_VALUE		DEFAU	LT: 0x0	6CF							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
POL_ SENSE	SENSE	GAIN	SENS_ FLAG					SE	NSE_VA	LUE[11	:0]				
BITS	NAME			DEFAU	ILT	TYPE	DESCR	RIPTION							
15       POL_SENSE       0x0       RO       Indicates the polarity of the output when using sensing mode (SENSE is set to 0x1).         0x1: OUT+ pin is connected to V_DD       0x0: OUT- pin is connected to V_DD         14       SENSE       0x0       RO       Indicates if the device is in sensing mode (SENSE bit is set to 0x1).										ng mode					
									s set to (	Ox1).					
13	GAIN			0x0		RO	norma device	of the fee al operat e is in ser ponds to	ion, this	s value o ode ( <u>SEI</u>	correspo	onds to	<u>GAINS</u> b	it when	the
12	SENS_	FLAG		0x0		RO	thresh 0x1: si	idicating iold in se gnal abc othing c	ense mo ove/belo	de. To r ow three	eset the				



**Confidential** 



ADDRE	ESS: 0x1	8	SENSE_	_VALUE		DEFAU	LT: 0x06	5CF							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
POL_ SENSE	SENSE	GAIN	SENS_ FLAG			·		SE	NSE_VA	LUE[11	:0]				
BITS	NAME			DEFAULT         TYPE         DESCRIPTION           0x6CF         RO         Signed representation of the sensed signal. The amplitude in volts											
11:0	SENSE	_VALUE		0x6CF		RO	is defir Where	ned by: <i>Ampli</i> V <sub>ref</sub> = 3	tude[V .6 V is tl	$] = \frac{SEN}{m}$	$\frac{VSE_VA}{2^{11}-1}$ nal ADC	Signal. The second sec	$V_{ref}  imes I$ ange and	FB <sub>ratio</sub>	

## 6.10.16 0x1B RAM\_DATA

Table 47: RAM\_DATA register details

ADDR	ESS: 0x1	В	RAM_	DATA		DEFAU	LT: 0x00	000							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				•		R	AM_DA	TA[15:0	]		•			•	
BITS	NAME			DEFAL	ILT	TYPE	DESCR	IPTION							
15:0	NAMEDEFAULTRAM_DATAN/A					RO	Value	of data ı	read fro	m RAM	. To be ι	ised in c	onjunct	ion with	n the
							FULL R	AM REA	D or <u>RA</u>	M ACCE	<u>SS</u> WFS	comma	inds in r	ead mo	de.

#### 6.10.17 0x1E CHIP\_ID

Table 48: CHIP\_ID register details

ADDR	ESS: 0x1	E	CHIP_I	D		DEFAU	LT: 0x07	781							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RS	VD		CHIP_ID[11:0]								•			
BITS	NAME			DEFAU	ILT	TYPE	DESCR	IPTION							
11:0	CHIP_I	D		0x781		RO	Indicat	es the c	chip ID.						
							0x781:	BOS19	21						



## 6.10.18 0x1F INT\_STATUS

#### Table 49: INT\_STATUS register details

ADDR	ESS: 0x1	.F	INT_S	TATUS		DEFAU	ILT: 0x00	000							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				RSVD					IS_ FHE	IS_ STCHG	IS_ MXERR	IS_ SENSF	IS_ PLAY	IS_ MAXP	IS_ ERR
BITS	NAME			DEFAL	JLT	TYPE	DESCR	IPTION							
6	IS_FHE	E		0x0		RO	In FIFC when 1: inte	) mode	(PLAY N) is at le active	MODE[1 ast half	: <u>0]</u> set to	ared on o 0x1), t		rupt trig	gers
5	IS_STC	CHG		0x0		RO	The in <u>STATE</u> 1: inte	-	triggers s change active	when tl ed.		d on rea e state i		d with	
4	IS_MX	(ERR		0x0		RO	The in wavefo occurs capaci 1: inte	terrupt f orm play	triggers yed on t he outp d is too active	when tl he outp ut hapti high.	ut and t	differei he setp	oint <i>,</i> wh	veen the iich typic pt, or th	cally
3	IS_SEN	NSF		0x0		RO	The in trigger 1: inte	terrupt	triggers ons and active	when s I <u>SENS</u> F	ensed da	d on rea ata mee set to Ox	t the de	tection	
2	IS_PLA	¥Υ		0x0		RO	The in 1: inte		triggers active	when P		Cleared set to (		1.	
1	IS_MA	AXP		0x0		RO	The in and <u>M</u> 1: inte		triggers s set to active	when n 0x1.		on read n amour		wer is us	ed
0	IS_ERF	2		0x0		RO	The in <u>STATE</u> 1: inte		triggers et to 0x active	when tl ‹3.		on read. e is in e		e and	



# 7 Implementation

This section presents the following different BOS1921 configurations:

- Typical configuration, using <u>UPI</u> bit set to 0x0.
- UPI configuration, using <u>UPI</u> bit set to 0x1.
- Differential output configuration, driving a bipolar voltage on a single piezo actuator.
- Single-ended output configuration, driving a unipolar voltage on 2 piezo actuators.

Note that shorting the VBUS pin with the RP/VDD pin in the typical configuration is not mandatory but allows for better power efficiency.

# 7.1 Differential Output Configuration

Differential output configuration is required for applications using both sensing and driving capabilities. In this configuration, piezoelectric actuator is driven with one terminal connected to OUT+ pin and the other terminal connected to OUT- pin. This configuration can achieve a differential output voltage of 190  $V_{pk-pk}$ .

Typical application schematics of the differential output configuration are shown in Figure 35 and Figure 36, without and with Unidirectional Power Input (UPI) configuration. The BOM list is detailed in Table 50.




Figure 35: Schematic using differential output and typical configuration (UPI bit set to 0x0)








Figure 36: Schematic using differential output and UPI configuration (<u>UPI</u> bit set to 0x1)

# 7.2 Single-Ended Configuration

When sensing is not needed, the single-ended output configuration allows driving two actuators independently to reduce the bill-of-material, see Figure 37. With this configuration, the piezo actuators positive terminal must be connected respectively to OUT+ and OUT- while both actuators negative terminals are connected to VDD.

This configuration can output up to 95 V waveform with positive polarity on each actuator. A bipolar waveform must be programmed to output a waveform on 2 actuators. The positive programmed voltage will output on Load 1 while the negative programmed voltage will output on Load 2.




Figure 37: Typical schematic with single-ended output configuration

# **7.3 External Components**

Typical values of external components are presented in Table 50. See section 7.5 and application notes for details on selecting components.



COMPONENT	DESCRIPTION	TYPICAL VALUE FOR MAXMUM LOAD	TYPICAL VALUE FOR 10 nF LOAD
CL	Load capacitance	100 nF	10 nF
CVDD	V <sub>DD</sub> capacitor	10 $\mu$ F ( <u>UPI</u> bit set to 0x0)	10 μF
		100 $\mu$ F (UPI bit set to 0x1)	
Creg	REG pin capacitor	100 nF	
Сримр	PUMP pin capacitor		
C <sub>VDDIO</sub>	V <sub>DDIO</sub> decoupling capacitor	-	
Сни	Capacitor on HV pin to VBUS	10 nF	1 nF
Снv2 <sup>5</sup>	Capacitor on HV pin to GND	3.9 nF	1.5 nF
Rsense	Current sense resistor	0.2 Ω	1Ω
L1	Boost inductor	10 μΗ	68 μH

Table 50: Recommended external components for 190 V<sub>pk-pk</sub>/100 nF load

# 7.4 Initialization

#### 7.4.1 Power-Up Sequence

- 1. Apply power to the BOS1921 device. The  $V_{BUS}$  voltage ramp-up should be at least 3 V/ms. Note that the different supplies ( $V_{BUS}$  and  $V_{DDIO}$ ) can be powered up in any sequence.
- 2. Wait for 3 ms during which the BOS1921 starts-up with the following sequence:
  - a. Power-up
  - b. Initialization
  - c. Going to SLEEP mode.

As shown in Figure 38,  $V_{\text{BUS}}$ , GPIO & REG pin voltage can be monitored to assess device initialisation.

- 3. Wake-up from SLEEP by writing on the  $I^2C/I3C$  bus (see section 6.3.2.1 for  $I^2C$  and 6.3.2.2 for I3C).
- 4. Wait 50  $\mu$ s for the BOS1921 to reach IDLE mode.
- 5. Program the desired internal registers according to your application.
- 6. BOS1921 is ready for waveform playback.

 $<sup>{}^{5}</sup>C_{HV2}$  is recommended for reduction of high frequency noise.










Figure 38: Typical V<sub>BUS</sub>, GPIO & REG pin voltage during initialisation

#### 7.4.2 Start-Up Sequence

After the initial power-up sequence, the following start-up sequence applies:

- From SLEEP mode, one must perform steps 3 to 6 of the section 7.4.1.
- From IDLE mode, BOS1921 is ready for waveform playback.

### 7.5 Design Methodology: selection of component

#### 7.5.1 Load Selection

The BOS1921 is designed to drive a capacitive load impedance ( $Z_L$ ) of up to 4 k $\Omega$  at 190 V<sub>pk-pk</sub>, which gives 100 nF at 400 Hz. Larger load capacitances can be driven if the waveform amplitude is reduced (see Figure 14). The conditions must be selected so as not to exceed the maximum peak transient current at SW pin ( $I_{SW}$ ) of 1.3 A, which is limited by  $R_{sense}$  (see section 7.5.3 for  $R_{sense}$  selection).

You can use the following procedure to estimate *I<sub>sw</sub>* using the desired conditions (*I<sub>sw</sub>* could be higher in practice):

- 1. Set the output signal maximum frequency ( $f_{OUT}$ ). e.g., 200 Hz.
- 2. Set the maximum amplitude of the waveform ( $V_{pk}$ ). e.g., 95 V for a 190  $V_{pk-pk}$  output.
- 3. Set the minimum supply voltage (V<sub>BUS</sub>) value during operation. e.g., 3 V.
- 4. Calculate the *I*<sub>SW</sub> and ensure it does not exceed 1.3 A:

**Bipolar Waveform** 

#### Unipolar Waveform

$$V_{out} = V_{pk} \sin(45^\circ) + V_{BUS}$$
  $V_{out} = \frac{V_{pk}}{2} (1 + \sin(30^\circ)) + V_{BUS}$  (1)

$$\overline{I_{out}} = 2\pi f_{OUT} C_L V_{pk} \cos(45^\circ) \qquad \overline{I_{out}} = \pi f_{OUT} C_L V_{pk} \cos(30^\circ) \qquad (2)$$



5. Calculate the average input current using:

$$\overline{I_{in}} = 1.5 \times \frac{\overline{I_{out}} \times V_{out}}{V_{BUS}}$$
(3)

6. Calculate the inductor peak current (current at SW pin):

$$I_{SW} = C \times \overline{I_{in}} \tag{4}$$

With C equals to 2 if only DCM mode is used ( $\underline{CCM}$  bit set to 0x0) or equals to 1.5 if CCM or DCM mode is used ( $\underline{CCM}$  bit set to 0x1).

#### 7.5.2 C<sub>HV</sub> Selection

BOS1921

**Product Datasheet** 

Load capacitance ( $C_L$ ) defines the required value of component  $C_{HV}$  (up to 10 nF):

$$C_{\rm HV} = 5\% C_{\rm L} \tag{5}$$

The  $C_{HV}$  capacitor should have a voltage rating of at least equivalent half the maximum output waveform amplitude. For example, a  $C_{HV}$  capacitor with a minimum voltage rating of 95 V is required to output a 190  $V_{pk-pk}$  waveform.

#### 7.5.3 Rsense Selection

The value of  $R_{sense}$  must enable a current range appropriate for the  $I_{SW}$  value calculated in equation (4).  $R_{sense}$  value is determined using equation (6). The current limit of the power converter is set by  $R_{sense}$  components.

$$R_{\text{sense}} \le \frac{0.256 \, [\text{V}]}{I_{\text{SW}}} \tag{6}$$

$$Current limit = \frac{0.256 [V]}{R_{sense}}$$
(7)

#### 7.5.4 L<sub>1</sub> Selection

The BOS1921 can use any COTS inductor. An  $L_1$  inductor greater than 10  $\mu$ F is recommended but the inductance can be chosen to optimize the power / size / performance trade-off according to the user application as follows:

- Select lower inductance together with a higher switching frequency using <u>FSWMAX[1:0]</u> bits to optimize distortion (i.e., THD+N).
- Select larger inductance to reduce the switching frequency. In general, lower switching frequency corresponds to lower power consumption.



A f<sub>swmin</sub> value of 300 kHz is recommended.

Use the following procedure to select the first inductor value and then experiment with other values to optimize your application if required:

1. Calculate the ideal duty ratio of the power converter stage:

$$D = 1 - \frac{V_{BUS}}{V_{BUS} + V_{pk}}$$
(8)

2. Calculate the maximum  $L_1$  inductor value:

$$L_{1} \leq \frac{V_{BUS}D}{I_{pk}f_{swmin}}$$
(9)

Select an  $L_1$  inductor with a saturation current higher than  $I_{SW}$  and higher than the current limit determined in equation (7).

## 7.5.5 Input Capacitor (C<sub>VDD</sub>)

An input capacitor ( $C_{VDD}$ ) must be placed next to the inductor because of the current requirement of the power converter. A low-ESR capacitor of at least 10  $\mu$ F is recommended.

If the Unidirectional Power Input mode is enabled (<u>UPI</u> bit set to 0x1), the energy recovered from the load in buck conversion accumulates on the  $C_{VDD}$ . Energy accumulation on  $C_{VDD}$  causes the input voltage to increase. The voltage increase must not make the total voltage on  $C_{VDD}$  exceed the maximum absolute 5.5 V limit ( $V_{DD\_max}$ ). Use equation (10) to determine the minimum capacitance value.

$$C_{\rm VDD} = \frac{C_{\rm L} V_{\rm pk}^2}{V_{\rm DD\_max}^2 - V_{\rm BUS\_max}^2}$$
(10)

When selecting the capacitor, make sure to select a capacitor with an effective capacitance close to the capacitance value determined by equation (10).

# 7.6 Design Methodology: programming

Many operational settings are adjustable through the digital front end. One should program the following parameters according to its specific design. For details, see section 7.5.

### 7.6.1 Waveform Playback

The readout rate for waveform playback is set using the following parameter:

• Set FIFO readout speed using <u>PLAY\_SRATE[2:0]</u> bits.

### 7.6.2 Power Converter

The internal buck-boost converter can be optimized using the following parameters:

- Set the maximum switching frequency of the power converter using <u>FSWMAX[1:0]</u> bits.
- Set the Power Input mode using <u>UPI</u> bits.



## 7.6.3 Loop Controller

The BOS1921 implements a proportional-integral (PI) control loop feedback that can be optimized if required with the following parameters:

- Proportional gain is set using <u>KP[10:0]</u>
- Proportional gain term related to waveform amplitude is used with <u>KPA[7:0]</u>
- Integral term is set with <u>KIBASE[3:0]</u>

Table 51 shows the recommended value for a 100 nF load operating at up to 190 V<sub>pk-pk</sub> at 300 Hz with  $L_1 = 10 \mu$ H and  $R_{sense} = 0.2 \Omega$  sense resistor.

#### Table 51: Loop controller parameters

PARAMETER	RECOMMENDED VALUE	COMMENT
<u>KP[10:0]</u>	128 (0x080), default	Reduce value for smaller loads
<u>KPA[7:0]</u>	160 (0xA0), default	Reduce value for smaller loads
KIBASE[3:0]	2 (0x2), default	Increase value up to 4 when using a larger inductor

## 7.6.4 Power Efficiency

The power efficiency of the BOS1921 and the haptic waveform integrity can be optimized by configuring the internal controller and the switching timing of the internal low-side and high-side switches. This optimization can be done by adjusting the following registers based on selected inductor value ( $L_1$ ) and current sense limit (set by  $R_{sense}$ ):

- Optimize Loop Controller (see section 7.6.3).
- Adjust power switch deadtime using <u>DHS[6:0]</u> and <u>DLS[6:0]</u> bits.
- Adjust minimum current required to turn-on HS using <u>IONSCALE[7:0]</u> bits.
- Adjust typical capacitance value on pin SW using <u>PARCAP[7:0]</u> bits.
- Adjust proportional gain for the offset using <u>TI\_RISE[5:0]</u> bits.
- Set the nominal supply voltage (VDD) of the design using <u>VDD[4:0]</u> bits.



# 8 PCB Layout Example

Figure 39 presents a 4-layer PCB layout examples based on the following considerations:

- Recommended layers are: Top, GND plane, Power plane (split with V<sub>DD</sub>, V<sub>BUS</sub> and V<sub>DDIO</sub>), Bottom.
- *L*<sub>1</sub>, *R*<sub>sense</sub> (*R*<sub>S</sub> on layout examples) and *C*<sub>VDD</sub> components should be placed as close together as possible to minimize the high current loop path formed by these components.
- Traces connecting L<sub>1</sub>, R<sub>SENSE</sub> and C<sub>VDD</sub> are as wide as possible to minimize resistance, and multiple vias are used, when possible, to reduce both via resistance and inductance.
- $L_1$  is a TDK Corporation VLS3012HBX series inductor with 4×4 mm package.
- *R*<sub>sense</sub>, *C*<sub>PUMP</sub>, *C*<sub>REG</sub>, *C*<sub>VDDIO</sub> and *C*<sub>VBUS</sub> are in 0402 (1005 metric) package.
- PGND pins must connect to C<sub>VDD</sub> GND pad with a copper region, and vias near that pad connect to GND plane.

WLCSP 20B 2.1mm × 1.7mm layout considerations are the following:

- The example is suitable to drive a load of 10 nF at 200 Hz.
- *C*<sub>HV</sub> and *C*<sub>HV2</sub> components are in 0603 (1608 metric) packages. They should be both placed as close as possible to the HV pin.
- *C<sub>VDD</sub>* component is a 0603 (1608 metric) package, adequate for typical configuration (<u>UPI</u> bit set to 0x0).
- Requires 0.15 mm vias and Via-in-Pad technology for vias inside U1.

QFN 24L 4.0mm × 4.0mm layout considerations are the following:

- The example is suitable to drive the maximum load of 100 nF at 400 Hz.
- *C*<sub>HV</sub> and *C*<sub>HV2</sub> components are in 0805 (2012 metric) packages. They should be both placed as close as possible to the HV pin.
- *C<sub>VDD</sub> component* is a 1206 (3216 metric) package, adequate for UPI configuration (<u>UPI</u> bit set to 0x1).




Figure 39: UPI configuration PCB layout examples for QFN 24L 4.0mm × 4.0mm (left) and typical configuration for WLCSP 20B 2.1mm × 1.7mm (right)



# 9 Mechanical

# 9.1 BOS1921CQ (QFN)

# 9.1.1 QFN Package Description




Figure 40: QFN 24L 4.0mm × 4.0mm package outline drawing

Table 52: QFN 24L 4.0mm × 4.0mm package dimensions

SYMBOL	MILLIMETERS		
	MIN	NOM	MAX
А	0.500	0.550	0.600
A1	0.000	-	0.050
b	0.200	0.250	0.300
D	3.950	4.000	4.050
D2	2.350	2.400	2.450
E	3.950	4.000	4.050
E2	2.350	2.400	2.450
е	0.500 BSC		
К	0.325	0.400	0.475
L	0.350	0.400	0.450

*‡Reference: JEDEC MO-220-WGGD. BSC: Basic Spacing between Center.* 

#### Four lines are branded on the package:

(1) Company Name:	BOREAS
(2) Device Marking:	1921
(3) Wafer Batch Number:	XXXXXX
(4) Assembly Date Code:	YY (year), WW (week) and ZZ (assembly house code)



### 9.1.2 QFN Package Soldering Footprint




Figure 41: QFN 24L 4.0mm × 4.0mm soldering footprint (NOT TO SCALE)

#### 9.1.3 QFN Reflow

The QFN package soldering reflow profile should be determined based on the recommended reflow profile made by the manufacturer of the solder paste used. Also, it is important to take into consideration that the circuit board dimensions, other board components and the reflow soldering oven may affect the reflow profile.

Finally, please note that the quality of the solder paste plays an important role in board assembly and allows for a reliable and repeatable assembly process.



# 9.2 BOS1921CW (WLCSP)

#### 9.2.1 WLCSP Package Description




Figure 42: WLCSP 20B 2.1mm × 1.7mm package outline drawing with top, side, and bottom view

Table 53: WLCSP 20B 2.1mm × 1.7mm package dimensions
--

SYMBOL		MILLIMETERS		
	MIN	NOM	MAX	
А	0.585	0.625	0.665	
A1	0.180	0.200	0.220	
A2	0.380	0.400	0.420	
A3	0.022	0.025	0.028	
E	2.055	2.075	2.095	
D	1.655	1.655 1.675 1.695		
E1	1.60 BSC			
D1	1.20 BSC			
е		0.40 BSC		
b	0.245	0.245 0.265 0.285		

BSC: Basic Spacing between Center.


Four lines are branded on the package:

(1) Company Name:	BOREAS
(-)	

- (2) Device Marking: 1921
- (3) Wafer Batch Number: XXXXXX
- (4) Assembly Date Code: YY (year), WW (week) and ZZ (assembly house code)



# 9.2.2 WLCSP Package Soldering Footprint



*Figure 43: WLCSP 20B 2.1mm × 1.7mm soldering footprint (NOT TO SCALE)* 

The use of non-solder mask defined (NSMD) pads is recommended, with 0.05 mm solder mask expansion as shown in Figure 43.



## 9.2.3 WLCSP Reflow

BOS1921CW have SAC405 bumps which supports JEDEC J-STD-020D.1 reflow profile. Figure 44 presents the recommended reflow profile which may be optimized for specific PCB assembly conditions. Note that it is recommended to use solder paste to obtain reliable solders.




Figure 44: WLCSP reflow profile

PARAMETER	DESCRIPTION	VALUE
T <sub>Smin</sub>	Preheat minimum temperature	150°C
T <sub>Smax</sub>	Preheat maximum temperature	200°C
ts	Time from T <sub>Smin</sub> to T <sub>Smax</sub>	60-120 s
	Ramp-up rate from $T_L$ to $T_P$	3°C/s max
Τι	Liquidous temperature	217°C
Тр	Peak package temperature	260°C
tı	Time above T∟	60-150 s
	Ramp-down rate from $T_P$ to $T_L$	6°C/s max
	Time 25 °C to peak temperature	8 min max





# 9.3 Tape and Reel Specifications




Figure 45: Embossed carrier tape and reel outline drawing

#### Table 55: Tape and reel dimensions

PART NUMBER	PACKAGE TYPE	A0 (mm)	B0 (mm)	KO (mm)	P1 (mm)	W	øA (mm)	W1 (mm)
BOS1921CQ	QFN 24L 4.0mm × 4.0mm	4.250	4.250	0.750	8.00	12.00	330	12.4
BOS1921CW	WLCSP 20B 2.1mm × 1.7mm	2.275	1.875	0.825	4.00	8.00	178	13.0



# **10 Known Issues**

# **10.1 IDAC fault bit triggering**

The voltage on a piezoelectric ceramic terminal increase or decreases as it is deformed. An IDAC fault may be triggered if the BOS1921 tries to play a haptic waveform with these conditions:

- Play a positive haptic waveform when a negative voltage smaller than -2.5 V has built up on the piezoelectric ceramic.
- Play a negative haptic waveform when a positive voltage greater than 2.5 V has built up on the piezoelectric ceramic.

In these conditions, the device may output the waveform with the wrong polarity and generate an IDAC fault.

To avoid this issue, one must reset the voltage on the piezoelectric ceramic before starting to play the haptic waveform. This can be achieved by playing one of the following sets of data before the desired haptic waveform:

- Several 0 V data points.
- Voltage data points increasing from -2 V to 0 V.
- Voltage data points decreasing from 2 V to 0 V.



# **11 Ordering Information**

Table 56: Ordering information

	ORDERING PART NUMBER (1)	PACKAGE (2)	PACKING FORMAT	QUANTITY (3)	MSL PEAK TEMP. (4)	DEVICE MARKING
1	BOS1921CQR	QFN 24L 4.0mm × 4.0mm	Tape & Reel (R)	2500 / Reel	Level 3 260°C 168Hrs	1921
2	BOS1921CWR	WLCSP 20B 2.1mm × 1.7mm	Tape & Reel (R)	4000 / Reel	Level 1 260°C Unlimited	1921

#### NOTE

- (1) Ordering Part Number where last letter indicates packing format.
- (2) All parts are RoHS compliant and halogen free.
- (3) Contact <u>sales@boreas.ca</u> to order.
- (4) MSL: Moisture Sensitivity Levels, IPC/JEDEC J-STD-020.



# **12 Document History**

Table 57: Document c	hanges between	previous and	current versions
		p	

ISSUE	DATE	DOCUMENT NUMBER	CHANGES
3	June, 2023	BT015BDS01.01	Product Datasheet Updated recommended operating conditions (section 5.3). Updated electrical characteristics (section 5.4). Added typical performance characteristics (section 5.6). Added Max. Power warning description (section 6.2.15.6) RAM Playback operation sequence updated (section 6.7.3). RAM Synthesis operation sequence update (section 6.7.3). Added Relative Offset feature (section 6.9.3). Added notes for <u>CONFIG.SENSE</u> field. Clarified <u>CONFIG.RET</u> field. Clarified <u>CONFIG.RET</u> field. Changed <u>SUP_RISE.I2C_ADDR</u> field type. Updated equation for <u>SENSING.STHRESH</u> field. Added notes for <u>IC_STATUS.IDAC</u> field. Clarified <u>FIFO_STATE.FIFO_SPACE</u> field. Updated know issues (section 10). Added Tape and Reel information (section 9.3).
2	November, 2022	BT015ADS01.02	Preliminary information datasheet. Schematic correction. QFN pin out correction. I2C/I3C figures correction. BOS1921CW IC per reel modified. Corrected RAM PLAYBACK command. Clarified register description. Clarified selection of components. Added Known Issues section.



# 13 Notice and Warning

# Warning High Voltage



For safety, this integrated circuit must be used by qualified and skilled personnel familiar with all applicable safety standards.

**ESD Caution** 



This integrated circuit is ESD (Electrostatic Discharge) sensitive. Therefore, proper ESD precautions and procedures are recommended for handling and installation to avoid damage.

Information relating to products and circuits furnished herein by Boréas Technologies Inc. is believed to be reliable. However, Boréas Technologies assumes no liability for errors that may appear in this document, or for liability otherwise arising from the application or use of any such information which may result from such application or use. The products, their specifications and the information appearing in the document are subject to change by Boréas Technologies without notice. Trademarks and registered trademarks are the property of their respective owners.

Boréas's products are provided subject to the Boréas's Terms & Conditions available at:

https://www.boreas.ca/pages/general-terms-and-conditions

Boréas Technologies Datasheet Status:

Advance Information Datasheet:	Design Data
Preliminary Information Datasheet:	Prototype information
Final Datasheet:	Production information