BOS1211 Scalable Piezo Haptic Controller with Waveform Synthesizer

1 Features

- AEC-Q100 Grade 2 Qualified
- Scalable Low Power Piezo Controller
 - Designed for TDK PowerHap 120 V Actuator Portfolio
 - $\circ~$ Drives up to 4 μF
 - Energy Recovery
 - Small Solution Footprint
- Integrated Digital Front End with SPI
 - 1024-Samples Internal FIFO
 - 2-kB RAM Waveform Memory
 - Waveform Synthesizer
 - 1.8 V to 5.0 V Digital I/O Supply
- Piezo Sensing Interface
- Multi-Actuator Synchronization
- Fast Start-Up Time of 500 µs
- Connects to 12 V Power Bus
- Offered in a Wettable Flank QFN-24 Package

2 Applications

- Display Haptics
- Button Replacement
- Human Machine Interface




Figure 1: Simplified schematic

3 Description

The BOS1211 is a scalable piezo haptic controller based on our patented CapDrive[™] technology. It can drive TDK's PowerHap 120 V piezo actuators or similar loads with up to 120 V HD haptic low distortion waveforms and operates from a 12 V supply voltage. The BOS1211 integrates a digital interface, low-side and high-side NMOS gate drivers for buck-boost conversion and piezo sensing capability.

The BOS1211 plays waveforms through its digital front-end and SPI interface. A flexible deep FIFO interface enables the user to continuously stream the digital waveform data for playback or to transmit burst data. The interface also integrates a waveform synthesizer and 2-kB RAM waveform memory to generate HD haptic waveforms with minimum communication bandwidth enabling two waveform generation modes: RAM playback and RAM synthesis.

The digital front-end gives access to many internal registers to optimize performance. The BOS1211 features a piezo sensing interface that can detect a pressure applied on the piezo actuator, play automatic haptic waveform feedback, and notify the host of the event.

The high-speed SPI enables the device to share a common communication bus for a multi-actuator system. The pin SYNC synchronizes multiple controllers in the same system to have waveforms phase delay within less than 2 μ s.

Safety systems protect the device from damage in case of a fault.

Table 1: Product information

PART NUMBER	DESCRIPTION
BOS1211AQ	QFN 24L 4.0mm x 4.0mm

See section 10 for ordering information.



Table of Content

1 FEATURES	1
2 APPLICATIONS	1
3 DESCRIPTION	1
TABLE OF CONTENT	2
4 PINS CONFIGURATION AND FUNCTIONS	3
5 SPECIFICATIONS	4
5.1 Absolute Maximum Ratings	4
5.2 PACKAGE THERMAL INFORMATION	4
5.3 RECOMMENDED OPERATING CONDITIONS	4
5.4 ELECTRICAL CHARACTERISTICS	5
5.5 TIMING CHARACTERISTICS (SPI)	6
5.6 Typical Performance Characteristics	
6 FUNCTIONAL DESCRIPTION	
6.1 Overview	
6.2 FEATURES	
6.3 Automatic Output Shutdown	
6.4 SPI INTERFACE	
6.5 Direct Mode	
6.6 FIFO Mode	
6.7 RAM Playback	
6.8 RAM Synthesis Mode	
6.9 Piezo Actuator Sensing	
6.10 WFS COMMAND INTERPRETER	
6.11 Main Register Map	
7 IMPLEMENTATION	
7.1 Typical Configuration	
7.2 External Components	
7.3 INITIALIZATION	
7.4 DESIGN METHODOLOGY: SELECTION OF COMPONENTS	
7.5 Design Methodology: Programming	61
8 LAYOUT	62
9 MECHANICAL - BOS1211AQ (QFN)	64
9.1 PACKAGE DESCRIPTION	
9.2 PACKAGE SOLDERING FOOTPRINT	65
9.3 QFN REFLOW	
9.4 TAPE AND REEL SPECIFICATION	
10 ORDERING INFORMATION	67
11 DOCUMENT HISTORY	
12 NOTICE AND WARNING	



4 Pins Configuration and Functions




Figure 2: QFN 24L 4.0mm × 4.0 mm package with exposed thermal pad (TOP VIEW; NOT TO SCALE)

PIN NO.	PIN NAME	ТҮРЕ	DESCRIPTION
1	VDD	Power	Main controller supply
2	TST0	-	Factory test pin: must be kept floating
3	REG	Power	Internal 1.8 V regulator output
4	TST1	-	Factory test pin: must be kept floating
5	TST2	Input	Factory test pin: must be connected to GND
6	GPO	Output	Configurable output
7	SYNC	Input/Output	Multi-chip synchronizing pin
8	CS	Input	SPI chip select
9	SCLK	Input	SPI clock
10	SDI	Input	SPI serial data in
11	SDO	Output	SPI serial data out
12	GND	Power	Power supply ground
13	VDDIO	Power	Power supply for digital IO
14	HV	Input	Voltage sense of high-voltage piezo signal
15	GDHS	Output	Gate driver output to high side NMOS switch
16	VDDH	Output	Floating supply for high side gate driver
17	SW	Input	Power converter switch pin
18	GDLS	Output	Gate driver output to low side NMOS switch
19	VDD9	Power	9 V internal gate driver supply
20	PGND	Power	Power supply ground connection to the low-side gate driver
21	VIN FB	Input	Voltage sense of low voltage piezo signal
22	VIN/RP	Power/Input	12 V Supply /Current sense positive input
23	RM	Input	Current sense negative input
24	AGND	Power	Power supply ground

5 Specifications

5.1 Absolute Maximum Ratings

Table 3: Absolute maximum ratings[‡]

	SYMBOL	PARAMETER	MIN	NOM	MAX	UNIT
1		Voltage at pins HV, GDHS, GDLS, VDDH, SW	-0.3		140	V
2		Voltage at pins RM, VIN/RP, VIN FB	-0.3		28	V
3		Voltage at all other pins	-0.3		7	V
4	T _{stg}	Storage temperature	-65		150	°C
5	٦J	Junction temperature	-40		150	°C

‡Exceeding these values may cause permanent damage. Functional operation under these conditions is not guaranteed.

5.2 Package Thermal Information

Table 4: Package thermal information

	SYMBOL	PARAMETER	PACKAGE	MIN	NOM	MAX	UNIT
1	Αιθ	Junction-to-ambient thermal resistance	QFN 24L 4.0mm x 4.0mm		28.8		°C/W

5.3 Recommended Operating Conditions

Table 5: Recommended operating conditions

	SYMBOL	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
1	TA	Operating Temperature	Operating free-air temp.	-40		105	°C
2	V _{IN}	Actuator input supply voltage		9		16	V
3	V _{DD}	Supply voltage		4.5		5.5	V
4	V _{DDIO} ⁽¹⁾	I/O Supply voltage		1.62		5.5	V
5	C _{ISS-Q2} ⁽²⁾	Gate capacitance of Q ₂				2	nf
6	C_{Load}	Load capacitance	f _{sig} = 300 Hz, V _{OUT} = 120 V			4	μF
7	L ₁	Inductance			10		μH
8	R _{sense} ⁽³⁾	Sense resistor		30		1000	mΩ
9	fout	Output frequency		3.9		1000	Hz

(1) Digital I/O voltage (V_{DDIO}) must match with controller SPI interface voltage (MCU).

(2) CISS-Q2 and CVDDH determine the voltage at GDHS pin. See section 7.4.5 and 7.4.6 for more information.

(3) See section 7.4.3 for R_{sense} selection.

5.4 Electrical Characteristics

Table 6: Electrical characteristics. Conditions: $T_A = -40^{\circ}$ C to 105°C, $V_{DD} = 5$ V, $V_{IN} = 12$ V	(unless otherwise noted)

	SYMBOL	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
1	Vreg	Voltage at REG pin		1.75	1.80	1.85	V
2	V _{DD9}	Voltage at VDD9 pin			9.6		V
3	VIL	Digital low-level input voltage ⁽¹⁾				0.5	V
4	VIH	Digital high-level input voltage ⁽¹⁾		V _{DDIO} ×0.7		V _{DDIO} +0.3	V
5	Vol	Digital low-level output voltage ⁽¹⁾				0.4	V
6	V _{он}	Digital high-level output voltage ⁽¹⁾		V _{DDIO} ×0.8			
7	Vout(fs)	Full-scale OUTPUT voltage (at HV pin) ⁽¹⁾		117.5	120	122.5	V
8	Iq_vin	V _{IN} supply quiescent current	SLEEP IDLE, <u>OE</u> bit = 0x0 IDLE, <u>OE</u> bit = 0x1		6 14 350		μΑ
9	Iq_vdd	V _{DD} supply quiescent	SLEEP (1)		1	10	μΑ
		current	IDLE, <u>OE</u> bit = 0x0 IDLE, <u>OE</u> bit = 0x1		1 2	3.5 4	mA
10	I _{vin,avg}	Average V _{IN} supply current during operation			3		mA
			$\begin{array}{ll} f_{sig} & = 300 \mbox{ Hz} \\ V_{OUT} & = 120 \mbox{ V} \\ C_{Load} & = 4 \mu F \\ V_{IN} & = 12 \mbox{ V} \end{array}$		250		mA
11	Igatels	Max. peak transient current at GDLS pin	Source, <u>SLS</u> = 0x3 Sink, <u>SLS</u> = 0x3		1200 850		mA
12	Igatehs	Max. peak transient current at GDHS pin	Source, <u>SHS</u> = 0x3 Sink, <u>SHS</u> = 0x3		1100 800		mA
13	Vgatels	Voltage at GDLS pin activating Q ₁			8.6		V
14	THD+N	Total Harmonic Distortion + Noise ⁽¹⁾	$\begin{array}{ll} f_{sig} &= 300 \; \text{Hz} \\ V_{OUT} &= 120 \; \text{V} \\ C_{Load} &= 4 \; \mu \text{F} \end{array}$			1	%
15	fs	Sampling rate for waveform playback ⁽³⁾	25°C, <u>PLAY[2:0]</u> = 0x0 25°C, <u>PLAY[2:0]</u> = 0x7	998 7.8	1024 8	1050 8.2	ksps
16	DHL	Sensing Detection to Haptic feedback latency ⁽¹⁾	Time from sensing detection event to automatic playback			100	μs

(1) Specification is assured by design and characterization data.

(2) <u>PARCAP[7:0]</u> bits can be adjusted to reduce power consumption for DC output.

(3) See Figure 12 for output frequency variation as a function of temperature.

5.5 Timing Characteristics (SPI)

Table 7: Timing characteristics. Conditions: $T_A = -40^{\circ}$ C to 105° C, $V_{DDIO} = 3.3$ V to 5.5 V, SDO load = 20 pF. Specifications are assured by design and characterization data.

	SYMBOL	PARAMETER	MIN	NOM	MAX	UNIT
1	t _{clk}	Clock period ⁽¹⁾	28			ns
2	t _{clkL}	Clock Low period	15			ns
3	t _{clkH}	Clock High period	10			ns
4	t∟	Time between $\overline{\text{CS}}$ falling edge and SCLK rising edge	18			ns
5	tн	Time between SCLK last falling edge and rising edge of $\overline{\text{CS}}$	15			ns
6	t _{cs}	$\overline{\text{CS}}$ High time between two transmissions ⁽²⁾	150			ns
7	t _{sdi,s}	Input data setup time	4.5			ns
8	t _{sdi,H}	Input data hold time	3.5			ns
9	t _{sdo}	$\overline{\text{CS}}$ or SCLK falling edge to data output valid $^{(1)}$			14	ns
10	toz	CS rising edge to SDO high impedance			14	ns

(1) Specification depend on V_{DDIO} and SDO load, see Table 8.

(2) A minimum delay of 400 ns is required if the fist transaction is used to set <u>BC[4:0]</u> bits and the second transaction is used for data reading.

Table 8: Maximum SPI frequency vs. V_{DDIO} and SDO load.

ĺ	VDDIO	MAXIMUM SPI FREQUENCY (1/t _{cik})		UNIT
Ì		SDO load = 20 pF	SDO load = 80 pF	
1	1.8 V	13	10	MHz
2	2.5 V	28	20	MHz
3	3.3 V	35	30	MHz
4	5.5 V	35	30	MHz

Product Datasheet

BOS1211






Figure 3: SPI timing diagram



5.6 Typical Performance Characteristics

Typical performance characteristics for the following conditions: $T_A = 25^{\circ}C$, $V_{IN} = 12 \text{ V}$, $C_{OUT} = 4 \mu\text{F}$, $V_{OUT} = 120 \text{ V}_{pk-pk}$ and $f_{OUT} = 300 \text{ Hz}$ (unless otherwise noted).




Figure 4: V_{IN} supply current vs output voltage




Figure 6: V_{IN} supply current vs output voltage




Figure 8: V_{IN} supply current vs operating free-air temperature




Figure 5: Total harmonic distortion + noise vs output voltage




Figure 7: Total harmonic distortion + noise vs output voltage




Figure 9: Total harmonic distortion + noise vs operating free-air temperature






Figure 10: V_{IN} supply current vs operating free-air temperature




Figure 12: Output frequency variation vs operating free-air temperature




Figure 11: Total harmonic distortion + noise vs input voltage²




Figure 13: V_{IN} supply quiescent current in IDLE state vs operating free-air temperature

² Data for a load of 4 μ F starts at a V_{IN} of 9.5 V because playing a waveform while having a V_{IN} lower than 9.5 V triggers the <u>UVLO12</u> error flag.



6 Functional Description

6.1 Overview

The BOS1211 is a scalable haptic piezo actuator controller with integrated digital front end, including a FIFO and a Waveform Synthesizer (WFS). The BOS1211 implements a dynamic buck-boost conversion with energy recovery, based on Boreas's patented CapDrive[™] Technology. The BOS1211 integrates a low-side and high-side NMOS gate drivers. The controller is compatible with 12 V systems. It can generate HD haptic waveforms with amplitude up to 120 V for a wide range of piezo actuators including TDK PowerHap 120 V portfolio. Interpolation between samples is done to smooth the haptic waveform.

The digital interface enables the user to stream the waveforms data from any MCU with an SPI port. A flexible FIFO interface enables the user to continuously stream the digital waveform data for playback or to transmit burst data. Data from the FIFO can be read at different sample rates. The digital front-end also integrates a Waveform Synthesizer (WFS) and 2-kB on-chip RAM with two waveform generation modes: RAM Playback and RAM Synthesis. These two modes allow haptic waveforms generation with minimal intervention from the host MCU.

The digital font-end gives access to many internal registers, enabling the user to optimize the performance of the device for a specific application. For instance, the voltage on the piezo actuator can be read at any time, allowing the development of advanced sensing algorithms and use a piezo actuator as a force sensor at the input of a system. Finally, the BOS1211 also includes an embedded sensing comparator enabling the controller to detect a pressure applied on a piezo actuator, automatically play a pre-programmed haptic waveform feedback and notify the MCU of an event.

The BOS1211 can use many commercial off-the-shelf (COTS) inductors. The inductor can be chosen to optimize the power, size or performance trade-off for the user application. With a start-up time of less than 500 μ s from SLEEP state, the BOS1211 is ideal for low latency haptic feedback.

6.2 Features

6.2.1 Digital Front-End Interface

The BOS1211 uses a 35 MHz SPI target interface. This high-speed communication interface enables to share a common communication bus for multi-actuator systems. The digital front-end gives access to internal registers that control the device operation and performance, see section 7.5 for details.

6.2.2 GPO

One general-purpose digital output (GPO) is available and can be used as an interruption to notify the host MCU of various events using <u>GPO[2:0]</u> bits such as haptic detection events or an error. The GPO is a push-pull output between V_{DDIO} and GND.

6.2.3 Flexible Haptic Waveform Generation

6.2.3.1 Direct Mode

With <u>MODE[1:0]</u> bits set to 0x0, the haptic waveform samples are played as they are sent from the host MCU to RAM using <u>REFERENCE</u> register. The rate at which the RAM data is read to generate the haptic waveform is set by <u>PLAY[2:0]</u> bits. See section 6.5 for details.



6.2.3.2 FIFO Mode

A 1024-sample FIFO is available for waveform playback with <u>MODE[1:0]</u> bits set to 0x1. The FIFO entries are appended every time waveform samples are written in the <u>REFERENCE</u> register. Digital samples are represented as 12-bit unsigned values. If <u>OE</u> bit is set to 0x1, the FIFO entries are read automatically out of the FIFO at a rate set by <u>PLAY[2:0]</u> bits. See section 6.6 for more details.

6.2.3.3 RAM Playback Mode

RAM Playback mode is selected with <u>MODE[1:0]</u> bits set to 0x2. In RAM Playback mode, the on-chip RAM of 2 kB is used to store haptic waveforms as waveform amplitude samples in 12-bit unsigned format with minimum interventions from the MCU. The waveform is sampled at a rate set by <u>PLAY[2:0]</u> bits. See section 6.7 for details.

6.2.3.4 RAM Synthesis Mode

RAM Synthesis mode is selected with <u>MODE[1:0]</u> bits set to 0x3. In RAM Synthesis mode, the BOS1211 uses the Waveform Synthesizer (WFS) to generate waveforms using parameters stored in the 2 kB RAM. RAM Synthesis mode allows generating sinusoidal waveforms of various amplitudes and frequencies without having to send every sample of the waveform to RAM as is the case with RAM Playback mode. This allows complex waveforms to be produced with minimal data communication. See section 6.8 for details.

6.2.4 SLEEP state

When no haptic waveform is being requested (\underline{OE} bit set to 0x0), the BOS1211 can enter in one of the two low-power modes: IDLE or SLEEP state. \underline{DS} bit sets the device power mode when no haptic waveform is requested. By default, the power mode is IDLE (\underline{DS} bit set to 0x0). SLEEP state is selected when \underline{DS} bit is set to 0x1. In SLEEP, the BOS1211 is in its lowest power state and all registers are set back to their default values as well as the RAM data is reset. The BOS1211 goes out of SLEEP state on pin \overline{CS} falling edge.

6.2.5 Low Latency Startup

The BOS1211 features a fast start-up time. From IDLE or SLEEP state, the device takes approximately 500 μ s to start playing the waveform when the auto-calibration piezo zeroing is set to 500 μ s (SHORT[1:0] bits set to 0x0).That makes the BOS1211 a very small contributor to system latency.

6.2.6 Piezo Actuator Sensing

The digital front-end gives access to internal registers OxA and Ox12 that allow the use of piezo actuators as a force sensor.

The BOS1211 features an embedded sensing comparator that can be configured to detect a sensing event. The sensing comparator can adapt to a specific application by setting its voltage threshold (<u>STHRESH[8:0]</u> bits), hold time (<u>REP[2:0]</u>) and crossing direction (<u>SIGN</u> bit).

It is also possible to automatically trigger an programmed waveform when a sensing event is detected by the sensing comparator. GPO output pin can be configured using <u>GPO[2:0]</u> bits to inform the MCU that a sensing event occurred or that the triggered waveform has finished playing. Setting <u>BC[4:0]</u> bits to 0x12 will output sensing voltage data, which can be read at any time and is useful for MCU-based customized sensing algorithms. See section 6.9 for details.

6.2.7 Device Reset

The BOS1211 device has software-based reset functionality. When <u>RST</u> bit is set, all registers are set to their default value and the BOS1211 goes to IDLE state. <u>RST</u> bit self-clears once the reset is complete.

The following sequence must be done to safely reset the device while playing a waveform in FIFO or Direct mode:

- 1. Set <u>CONFIG.OE</u> bit must be set to 0x0.
- 2. Wait for the device to be in IDLE by polling <u>IC_STATUS.STATE[1:0]</u> bits.
- 3. Reset the device by setting \underline{RST} bit to 0x1.

6.2.8 Actuator Synchronization

Multiple BOS1211 devices can play haptic waveforms simultaneously using the SYNC pin. This feature allows synchronizing a waveform across several devices with a phase delay of less than 2 μ s between them.

Synchronization is achieved by connecting the SYNC pin of all devices together. A 10 k Ω pull-up resistor is needed between SYNC pin node and V_{DDIO}. Synchronization is performed as the wave is played with a signal on the SYNC pin having a frequency that depends on the sampling rate defined by <u>PLAY[2:0]</u> bits.

The following sequence presents an example allowing synchronizing two BOS1211 devices:

- 1. On both devices perform the following configuration:
 - a. In the <u>CONFIG</u> register:
 - i. Set <u>CONFIG.OE</u> bit to 0x0 to disable the haptic waveform generation.
 - ii. Set <u>CONFIG.PLAY[2:0]</u> bits to the desired sampling rate.
 - iii. Set <u>CONFIG.SYNC</u> bit to 0x1 to enable device synchronization.
 - b. Set <u>RAM.MODE[1:0]</u> bits to 0x2 or 0x3 to select RAM Playback or RAM Synthesis mode.
 - c. Properly configure the waveform depending on the mode selected (see section 6.7 or 6.8).
- 2. Set <u>CONFIG.OE</u> bit to 0x1 on device 1.
- 3. Set <u>CONFIG.OE</u> bit to 0x1 on device 2 and waveform will start playing on both devices.

6.2.9 Adjustable Current Limit

The maximum current of the BOS1211 power converter must be limited to avoid damage to the inductor. Current flowing in the inductor is determined by the BOS1211 by measuring the voltage drop across R_{sense} placed between pins VIN/RP and RM. The current limit of the power converter is adjusted by selecting the proper R_{sense} value (see section 7.4.3 for more detail).

The current limit of Q₁ and Q₂ NMOS transistors should be selected based on the following:

- Ensure that the current is lower than the saturation limit of the inductor L₁.
- Ensure that the current is high enough to allow sufficient energy transfer to and from the piezo actuator.

The circuit should be tested under worst-case conditions to ensure that the BOS1211 will meet the bandwidth requirement of the application (see section 7.4.5 for more detail).



6.2.10 Energy Recovery

The BOS1211 implements bidirectional power transfer: input (V_{IN}) to OUTPUT, and OUTPUT to input (V_{IN}), which makes the device power efficient. Such architecture enables the recovery of the energy accumulated on the capacitive load and transfers it back to the input (C_{VIN}). The internal controller determines the direction of the power flow during waveform playback.

6.2.11 Adjustable Internal Clock

The internal BOS1211 clock oscillator frequency is trimmed during fabrication using hardware fuses. When initialized, the BOS1211 retrieves the hardware fuse values and push them to the TRIM block to adjust the oscillator frequency based on the fuse values (Figure 21). The <u>TRIM</u> register allows modifying the TRIM value to adjust oscillator frequency.

This feature can be used to match the external system clock frequency with the BOS1211 internal clock frequency, which is used to determine the FIFO read-out rate. This might be needed to minimize waveforms distortion if the user writes waveform data at a constant rate to the FIFO, without managing space available in it. To successfully adjust internal clock frequency, <u>OE</u> bit must be set to 0x0.

The internal oscillator can be adjusted with the following sequence:

- 1. Set <u>OE</u> bit to 0x0.
- 2. Set <u>TRIM.TRIMRW[1:0]</u> bits to either one of the following values:
 - a. Set to 0x1 to latch the hardware fuses and push their value into the TRIM block and the <u>TRIM</u> register, or
 - b. Set to 0x2 to retrieve the oscillator trim value contained in the TRIM block and push it to the TRIM register.
- 3. Wait for 1 ms.
- 4. Read <u>TRIM.TRIM_OSC[6:0]</u> bits to get the internal oscillator trim value specific to the device.
- 5. In one transaction, set the <u>TRIM</u> register with the following fields:
 - a. <u>TRIM.TRIM_OSC[6:0]</u> bits set to the desired value.
 - b. <u>TRIM.TRIMRW[1:0]</u> bits set to 0x3 to write <u>TRIM_OSC[6:0]</u> value to TRIM block.

The same procedure can be used to adjust the internal 1.8 V regulator voltage using <u>TRIM_REG[2:0]</u> bit instead of <u>TRIM_OSC[6:0]</u>.

6.2.12 Fault Behavior

This section lists the various faults detected by the device. Note that the faults detected by the device may be caused by the following:

- Device operating outside of its safe operating conditions.
- Wrong component value (e.g., R_{sense}, C_{HV} or L₁).
- Noise induced by improper printed circuit board layout.

If one of the following faults is detected, the device will safely ramp down the OUTPUT node voltage to V_{IN} and raise an error flag with a specific error code.

6.2.12.1 Overvoltage

If an overvoltage condition at the HV pin is detected during waveform generation, \underline{OVV} bit is set, and the OUTPUT node voltage will safely ramp down to V_{DD}. A software reset (<u>RST</u> bit set to 0x1) is required to clear the fault and resume normal operation.

6.2.12.2 Output Short Circuit

The BOS1211 has an output short circuit protection to prevent excessive current to flow because of a short-circuit load. In case the short circuit condition is detected during waveform generation, <u>SC</u> bit is set and BOS1211 is put in IDLE state. A software reset (<u>RST</u> bit set to 0x1) is required to clear the fault and resume normal operation.

6.2.12.3 Overtemperature

The BOS1211 has an internal temperature sensor that puts the device in IDLE state in case the die temperature exceeds 145 °C. In this condition, <u>OVT</u> bit is set and will clear automatically once conditions are safe for a restart.

The BOS1211 device is unlikely to reach 145 °C even during continuous operation at maximum load in the T_A operating range because of its low power dissipation.

6.2.12.4 Brownout

The BOS1211 has internal brownout protections. If V_{REG} goes below 1 V, the device issues a reset signal, and all registers are set back to their default value. When V_{REG} goes back to a normal operating voltage, the BOS1211 goes to the IDLE state.

6.2.12.5 Under Voltage/Over Voltage Lockout

The controller also monitors the V_{IN} and V_{DD} supplies to ensure the minimum conditions are met to operate. The controller won't start a waveform if the voltage is below or above specified limits. Table 9 presents those limits.

If an under/overvoltage condition at V_{IN} is detected during waveform generation, the following events occur:

- UVL012/OVL012 bit is set to 0x1.
- <u>STATE[1:0]</u> bits are set to 0x3 (ERROR state).

If an undervoltage condition at V_{DD} is detected, the following events occur:

- <u>UVLO5</u> bit is set to 0x1.
- STATE[1:0] bits are set to 0x3 (ERROR state).

The BOS1211 will go to IDLE state (<u>STATE[1:0]</u> bits to 0x0) with the following conditions:

- V_{IN} and V_{DD} go back to a normal operating voltage.
- <u>OE</u> bit is reset to 0x0.

Table 9: Under voltage /	over voltage lockout limits
--------------------------	-----------------------------

Supply	UVLO limit	OVLO limit	Unit
VIN	8.8	19.9	V
V _{DD}	4.4	N/A	V

6.2.12.6 Current Detection Status Fault

For proper operation, the BOS1211 monitors the current using R_{sense} resistor connected to VIN/RP and RM pins. If no current is detected during waveform generation, the following event occurs:

- <u>IC STATUS.IDAC</u> fault bit is set.
- IC STATUS.STATE[1:0] bits are changed to 0x3 (ERROR state).



Typically, <u>IDAC</u> bit is set when R_{sense} or L₁ is disconnected.

The BOS1211 will go to IDLE state (STATE[10] bits to 0x0) with the following conditions:

- V_{IN} and V_{DD} go back to a normal operating voltage.
- <u>OE</u> bit is reset to 0x0.

6.3 Automatic Output Shutdown

<u>TOUT</u> bit allows programming a 4 ms timeout delay after which the device will automatically go to SLEEP if it didn't receive a proper communication on its digital interface.

6.4 SPI Interface

A target SPI port enables communication with the BOS1211. SPI is a 4-wire synchronous serial interface that uses two control lines and two data lines: Chip Select (\overline{CS}), Serial Clock (SCLK), Serial Data Output (SDO) and Serial Data Input (SDI). These signals are in the V_{DDIO} voltage domain.

The SPI interface supports 16 bits per transfer. Transfer is done in full duplex: data is output on SDO at the same time data is sent on SDI.

SPI transmission starts when \overline{CS} line goes low and ends when \overline{CS} line goes high. Each SPI target device requires its own \overline{CS} line from the controller. The Figure 14 shows the correct configuration for the SPI Controller. Because different manufacturers have different definitions of SPI modes, the user should rely on Figure 14 to select the appropriate SPI mode for its MCU.

The SPI communication bus features the following:

- 1. Each transmission is 16 bits.
- 2. MSB is sent first.
- 3. Data is latched on the rising edge of SCLK.
- 4. Input Data should be transitioned on the falling edge of SCLK.
- 5. Data rates up to 35 Mbps are supported.
- 6. Single and burst read/write transmissions are supported. For burst data transmission, $\overline{\text{CS}}$ line can be maintained low.




Figure 14: SPI typical specification



6.5 Direct Mode

In Direct mode (<u>MODE[1:0]</u> bits set to 0x0), the haptic waveform samples are played as they are sent from the host MCU to the <u>REFERENCE</u> register. The rate at which the data is read to generate the haptic waveform is set by <u>PLAY[2:0]</u> bits.

Data management and synchronization can be facilitated by setting <u>GPO [2:0]</u> bits to 0x7 to allow the GPO to generate an interruption pulse that notifies the MCU when the device is ready to receive the next sample.

When <u>MODE[1:0]</u> bits is set to 0x0 to use Direct mode, RAM is not used and its content previously written using RAM Playback mode (section 6.7) or RAM Synthesis mode (section 6.8) is preserved.

Note that waveforms should begin and end with 0 V amplitude.

6.5.1 Typical Operation Sequence

The following sequence use Direct mode to play haptic waveforms:

- 1. Set <u>RAM.MODE[1:0]</u> bits to 0x0 to select Direct mode.
- 2. In the CONFIG register:
 - a. Set <u>CONFIG.OE</u> to 0x1.
 - b. Set <u>CONFIG.PLAY[2:0]</u> to the desired sampling rate.
- 3. Set <u>SPI.GPO[2:0]</u> bits to 0x7 to allow the GPO pin to generate an interruption to notify the MCU when the device is ready to receive the next sample.
- 4. Write the 12-bit waveform data into the <u>REFERENCE</u> register.
- 5. Monitor the GPO pin and wait until the device is ready to receive the next sample.
- 6. Repeat step 4 and 5 until the desired waveform is completed.

6.6 FIFO Mode

In FIFO mode (<u>MODE[1:0]</u> bits set to 0x1), the waveform playback is set in a 1024-sample FIFO. The FIFO entries are appended every time waveform data is written in the <u>REFERENCE</u> register. Digital samples are represented as 12-bit unsigned values. The waveform is played when <u>OE</u> bit is set to 0x1 at a rate set by <u>PLAY [2:0]</u> bits. For waveform playback streaming, the user should ensure the FIFO never becomes empty. If the FIFO becomes empty, <u>EMPTY</u> bit is set and the FIFO maintains the last valid data, keeping the waveform in a steady state. <u>FULL</u> bit is set when the FIFO is full and cannot accept more data.

Burst data transfers can be used to minimize the communication interface usage (see section 6.4). In this use case, packets of 16-bit words can sequentially be written in the FIFO at a maximum speed of 35 Mbps. <u>FIFO SPACE [9:0]</u> field can be read prior writing burst data to validate the space available.

Waveforms should begin and end with 0 V amplitude. If <u>OE</u> bit is set to 0x0 during waveform playback, the voltage across the piezo actuator will be ramped down to 0 V and the remaining data in the FIFO will be preserved.

The device uses RAM to implement FIFO. Using FIFO mode overwrites any waveform data previously programmed using RAM Playback mode (section 6.7) or RAM Synthesis mode (section 6.8).



Note the following:

- For waveform playback streaming, the FIFO data write rate must match the readout rate of the waveform playback set by <u>PLAY[2:0]</u> bits to always keep valid data inside the FIFO. The <u>EMPTY</u> bit is set to 0x1 when the FIFO becomes empty, causing the FIFO to hold the last valid data and keep the output waveform in a steady state.
- Waveforms should begin and end with 0 V amplitude.
- In case OE bit is set to 0x0 during waveform playback, the output will ramp down automatically to 0 V and the remaining FIFO entries will be kept and played the next time OE bit is set to 0x1 again.

6.6.1 Typical Operation Sequence

The following sequence use FIFO mode to play haptic waveforms:

- 1. Set <u>RAM.MODE[1:0]</u> bits to 0x1 to select FIFO mode.
- 2. In the <u>CONFIG</u> register:
 - a. Set <u>CONFIG.OE</u> bit to 0x1 to enable the haptic waveform generation.
 - b. Set <u>CONFIG.PLAY[2:0]</u> bits to the desired sampling rate.
- 3. Read <u>FIFO</u> STATUS register to determine how much space is available in the FIFO for new data.
- 4. Write as much 12-bit waveform data as possible according to the available space in the FIFO into the <u>REFERENCE</u> register.
- 5. Read <u>FULL</u> bit to determine if the FIFO can accept more data.
 - a. If more data can be accepted, repeat steps 3, 4 and 5 until the desired waveform is completed.
 - b. If the FIFO is FULL repeat step 5.

6.6.2 FIFO Example

In section 6.6.1, the FIFO is filled after setting OE bit to 0x1. Table 10 is an example where the waveform data is written in the FIFO before setting OE bit to 0x1.



Table 10: FIFO mode example

Code	Description
Configure for FIFO me	ode:
0x8001	Select FIFO mode to <u>RAM</u> register.
Write Data to FIFO:	
0x0000	Write waveform sample data to <u>REFERENCE</u> register.
0x0066	
0x00CC	
0x0132	
0x0198	
0x01FE	
0x0264	
0x02CA	
0x0330	
0x0393	
0x0330	
0x02CA	
0x0264	
0x01FE	
0x0198	
0x0132	
0x00CC	
0x0066	
0x0000	
Configure the Wavefo	orm Start:
0x5017	Set <u>CONFIG.OE</u> bit to 0x1 to start haptic waveform playback.

6.7 RAM Playback

In RAM Playback mode (\underline{MODE} bits set to 0x2), the waveform to be played is defined by storing all the amplitude samples in sequence in RAM. The waveform is played when \underline{OE} bit is set to 0x1.

The samples are written to RAM using the <u>BURST RAM WRITE</u> WFS command. More than one waveform can be stored in RAM. The 2 kB memory can store up to 1024 samples. Each sample defines a 16-bit data word containing the 12-bit waveform amplitude in the 12 LSBs of that word and using the same format as the <u>REFERENCE</u> register. The start and end RAM address must be stored in the <u>RAM PLAYBACK</u> command, which indicates the RAM address of the samples to be fetched when the playback is initiated.

When playback starts, the data is read out sequentially at the sample rate set by <u>PLAY [2:0]</u> bits. An interpolation is done between user samples to generate the output waveform when <u>PLAY [2:0]</u> bits are 0x1 to 0x7.

The start and end RAM addresses must be written again using the <u>RAM PLAYBACK</u> command each time a waveform already programmed in RAM needs to be played again (see section 6.7.1).



Note that waveforms should begin and end with 0 V amplitude.

6.7.1 Typical Operation Sequence

The following sequence shows how to use RAM Playback mode to play haptic waveforms:

- 1. In the <u>RAM</u> register:
 - a. Set <u>RAM.MODE[1:0]</u> to 0x2 to select RAM playback mode.
 - b. Set <u>RAM.RAMSEL</u> to 0x1 so that subsequent SPI communication is sent to the WFS command interpreter.
- 2. Program RAM using <u>BURST RAM WRITE</u> command. See section 6.7.2 for an example. To keep access to the WFS command interpreter, make sure the SPI transactions are sent within 4 μs of each other to continue writing in RAM.
- 3. Write the start and end RAM address using <u>RAM PLAYBACK</u> WFS command.
- 4. Wait for more than 4 µs to access to the main register map.
- 5. Set <u>BC[4:0]</u> to 0xC to output <u>IC STATUS</u> register content on SDO pin.
- 6. In the <u>CONFIG</u> register:
 - a. Set <u>CONFIG.OE</u> bit to 0x1 to start haptic waveform playback.
 - b. Set <u>CONFIG.PLAY[2:0]</u> bits to the desired sampling rate.
- 7. Poll <u>EMPTY</u> bit on SDO communication port until it is set to 0x1 and waveform is completed.
- 8. Set <u>CONFIG.OE</u> bit to 0x0 to deactivate haptic waveform playback.

To start playback with sensing detection, the sensing parameters can be configured between step 4. and 5. See section 6.9 for sensing configuration details.

6.7.2 RAM Playback Example

An example of waveform playback is presented in Table 11 where a waveform of 9 samples is played. Table 12 is an example where a waveform already programmed in RAM is played.

Table 11: Example of playing a haptic waveform using RAM Playback mode

Code	Description
Configure RAM	playback:
0x8006	Select RAM Playback mode and request access to the WFS command interpreter. The following SPI transactions must be sent less than 4 μs from each other to keep using WFS command interpreter.
0x0014	Use BURST RAM WRITE WFS command.
0x0000	Set RAM start RAM address to 0x0000.
0x000A	Set Data count (10 samples to be written starting at address 0x0000).
0x0000	Sample Data at RAM address 0x0000.
0x0066	Sample Data at RAM address 0x0001.
0x00CC	Sample Data at RAM address 0x0002.
0x0132	Sample Data at RAM address 0x0003.
0x0198	Sample Data at RAM address 0x0004.
0x0198	Sample Data at RAM address 0x0005.
0x0132	Sample Data at RAM address 0x0006.
0x00CC	Sample Data at RAM address 0x0007.
0x0066	Sample Data at RAM address 0x0008.
0x0000	Sample Data at RAM address 0x0009.
0x0013	Use <u>RAM Playback</u> WFS command.
0x0000	Set RAM Playback start address to 0x0000.
0x0009	Set RAM Playback end address to 0x0008.
Wait for more t	han 4 μs to access to the main registers.
Start and stop w	vaveform playback:
0x9628	Set <u>BC[4:0]</u> to 0xC to output <u>IC STATUS</u> register content on SDO pin.
0x5017	Set <u>OE</u> bit to 0x1 to start haptic waveform playback.
0x0000	Poll <u>EMPTY</u> bit on SDO communication port until it is set to 0x1 and waveform is completed.
0x5007	Set <u>OE</u> bit to 0x0 to deactivate haptic waveform playback.



Table 12: Example of playing a haptic waveform already programmed in RAM using RAM Playback mode

Code	Description								
Set start and en	Set start and end RAM addresses:								
0x8006	0x8006 Select RAM Playback mode and request access to the WFS command interpreter. The following SP transactions must be sent less than 4 μs from each other to keep using WFS command interpreter.								
0x0013	Use <u>RAM Playback</u> WFS command.								
0x0000	Set RAM Playback start address to 0x0000.								
0x0009	Set RAM Playback end address to 0x0008.								
Wait for more t	han 4 μ s to access to the main registers.								
Start and stop w	vaveform playback:								
0x9628	Set <u>BC[4:0]</u> to 0xC to output <u>IC STATUS</u> register content on SDO pin.								
0x5017	Set <u>OE</u> bit to 0x1 to start haptic waveform playback and <u>PLAY[2:0]</u> to set sample rate to 8 ksps.								
0x0000	Poll <u>EMPTY</u> bit on SDO communication port until it is set to 0x1 and waveform is completed.								
0x5007	Set <u>OE</u> bit to 0x0 to deactivate haptic waveform playback.								

6.8 RAM Synthesis Mode

In RAM Synthesis mode (<u>MODE</u> bits set to 0x3), RAM stores sine wave parameters to generate simple and complex waveforms using the following:

- SLICEs, written in RAM using the <u>RAM SYNTHESIS WRITE</u> command. Each SLICE contains a group of parameters used to produce a sine wave of defined amplitude, frequency, and number of cycles. It may also be ramped up and down (as shown in Figure 17). See section 6.8.1.1 for more details.
- 2) WAVEs, written in RAM using the <u>RAM SYNTHESIS WRITE</u> WFS command. A WAVE defines a series of SLICEs to be played successively. All SLICEs of a WAVE must be written in order and contiguously in RAM. See section 6.8.1.2. for more details.
- SEQUENCEs, written using the <u>SEQUENCER</u> WFS command. The <u>SEQUENCER</u> command is used to store up to 15 WAVE addresses in RAM (called WAVEFORM_IDs). The WAVEs may all be played sequentially, or in any contiguous subsets, down to a single WAVEFORM_ID. See section 6.8.1.3 for more details.

The <u>SEQUENCE START/STOP</u> WFS command defines the start and end WAVEFORM_IDs from the WAVEFORM_IDs list stored using the <u>SEQUENCER</u> command.

The start and end WAVEFORM_IDs must be written again using the <u>SEQUENCE START/STOP</u> WFS command each time a waveform already programmed in RAM needs to be played again (see section 6.8.3).

6.8.1 RAM Programming

WAVE and SLICE data are stored in RAM. RAM is divided in two sections as shown in Figure 15. The first section stores the WAVE blocks, and the second section stores the SLICEs.






Figure 15: Example of N WAVE blocks followed with SLICEs organized in RAM (1024 × 16-Bit)

6.8.1.1 SLICE Blocks

SLICE blocks in RAM contains the parameters used to synthesize sine waveforms. Each SLICE block contains three words grouping five parameters as described in Figure 16 and Table 13. The Figure 17 illustrates how SLICE parameters shape a SLICE waveform. Many SLICEs may be successively played to form complex waveforms.

0x000+3N	NOT USED		AMPLITUDE #	1	Ţ	
0x000+3N+1	CYCLI	ES #1	FREQU	ENCY #1	SLI	CE Block 1
0x000+3N+2	NOT L	JSED	SHAPEUP #1	SHAPEDN #1		
0x000+3N+3	NOT USED		AMPLITUDE #.	2		
0x000+3N+4	CYCLE	ES #2	FREQU	ENCY #2	SLIC	CE Block 2
0x000+3N+5	NOT U	JSED	SHAPEUP #2	SHAPEDN #2		
		•	•			
		•	•			
		r	•		_	
0x000+3N+3(M-1)	NOT USED		AMPLITUDE #/	м		
0x000+3N+3(M-1)+1	CYCLE	ES #M	FREQUE	ENCY #M	SLI	CE Block M
0x000+3N+3(M-1)+2	NOT U	JSED	SHAPEUP #M	SHAPEDN #M		
					-	

Figure 16: M SLICE blocks in RAM preceded by N WAVE blocs



Table 13: Sine wave SLICE parameters

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	NOT USE	D: 0x0)		•			A	MPLITU	JDE[11:0)]	•	•			
			CYCLE	S[7:0]				FREQUENCY[7:0]]		
			NOT US	ED: 0x0	0			SHAPEUP[3:0] SHAPEDN[3:0]]	
WORD	BITS	NAN			DESCRIPTION											
1	11:0	AMP	PLITUDE	Set	Sets the output waveform peak voltage amplitude (V _{OUT-pk}) as follows:											
					$AMPLITUDE[11:0] = \frac{4095 \times V_{OUT-pk}}{120}$											
					This AMPLITUDE value calculation is valid only for RAM Synthesis mode (\underline{N} set to 0x3).											
2	15:8	CYC	LES			ers to the p and ra					•		•		kcluding	
2	7:0	FREC	QUENCY			orm synt	-							<u>10.01</u> .		
						sized sin										
						Synthe	sized si	ne wav	e freque	ency (H	z) = 3.9	$9 \times FRE$	EQUEN	СҮ		
3	7:4	SHA	PEUP	SHA	PEUP [3:0] sets	the tim	e to ram	np up fro	om 0 V t	O VOUT-P	к.				
				SHA	SHAPEDN[3:0] sets the time required to ramp down from V_{OUT-pk} to 0 V.											
				add	ed to th	nd SHAP ne SLICE as follow	wavefo			-			-			
			$t_{SLICE} = SHAPEUP + \frac{CYCLES[7:0]}{3.9 \times FREQUENCY} + SHAPEDN$									PEDN				
				0x	0: 1	No shape	5									
				0x	1:	32 m	5									
				0x	2:	64 m	5									
				0x	3:	96 m	5									
3	3:0	SHA	PEDN	0x	4:	128 m	5									
5	5.0	0117		0x	5:	160 ms	5									
				0x	6:	192 ms	5									
				0x	7:	224 m	5									
				0x	8:	256 m	5									
				0x	0x9: 512 ms											
				0x	0xA: 768 ms											
				0x	0xB: 1024 ms											
				0x	0xC: 1280 ms											
				0x	D:	1536 m	5									
				0x	E:	1792 ms	5									
				0x	F:	2048 m	5									






Figure 17: Sine wave SLICE parameters illustration

6.8.1.2 WAVE Blocks

As shown in Table 14 and Figure 18, each WAVE block in RAM contains three words:

- 1. The SLICE START ADDRESS [9:0]
- 2. The SLICE END ADDRESS [9:0]
- 3. The WAVE CYCLE COUNT [15:0]

SLICEs to be played sequentially must be placed contiguously in RAM.

Table 14: Wave block description

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		SLICE START ADDRESS[9:0]													
NOT USED: 0x00									SLIC	E END A	DDRESS	[9:0]			
WAVE CYCLE COUNT[15:0]															
WORD	BITS	NAM	E	DESC	CRIPTIO	N									
1	9:0	SLICE ADDF	START RESS	Defi	nes RAN	1 addres	s of the	first SLI	CE block	< (locatio	on of its	first wo	ord).		
2	9:0	SLICE ADDF		Defi	nes RAM	1 addres	s of the	last SLI	CE block	(locatio	on of its	last woi	rd).		
3	15:0	WAV COUN	E CYCLE NT		ets the number of times the WAVE block is repeated. If the CYCLE COUNT is set to zer will be considered as a request to play the WAVE only once.									to zero,	






Figure 18: WAVE blocks in RAM

6.8.1.3 Sequencer

The sequencer stores up to 15 WAVEFORM_IDs to be played sequentially. WAVEFORM_ID 0 to 14 are stored into the SEQUENCER using the <u>SEQUENCER</u> WFS command. Each WAVEFORM_ID contains the address in memory of a WAVE block to play. All 15 WAVEFORM_IDs must be written sequentially. WAVEFORM_IDs not used may be filled with any address.

Various sets of waveform sequences can be played. The start and end WAVEFORM_IDs to play are defined using the <u>SEQUENCE START/STOP</u> command. The largest sequence to play covers the 15 WAVEFORM_IDs from WAVEFORM_IDs 0 up to WAVEFORM_IDs 14. The smallest sequence is when the start address is equal to the end address and thus only one WAVEFORM_ID will be played. The Figure 19 shows an example where the waveform starts at WAVEFORM_ID 3 and ends when WAVEFORM_ID 6 has finished playing.



	Bit 15 Bit 10	Bit 9 Bit 0	
SEQUENCER WAVEFORM ID 0	NOT USED [15:10]	WAVE ADDRESS [9:0]	
SEQUENCER WAVEFORM ID 1	NOT USED [15:10]	WAVE ADDRESS [9:0]	
SEQUENCER WAVEFORM ID 2	NOT USED [15:10]	WAVE ADDRESS [9:0]	
SEQUENCER WAVEFORM ID 3	NOT USED [15:10]	WAVE ADDRESS [9:0]	START
SEQUENCER WAVEFORM ID 4	NOT USED [15:10]	WAVE ADDRESS [9:0]	
SEQUENCER WAVEFORM ID 5	NOT USED [15:10]	WAVE ADDRESS [9:0]	
SEQUENCER WAVEFORM ID 6	NOT USED [15:10]	WAVE ADDRESS [9:0]	END
SEQUENCER WAVEFORM ID 7	NOT USED [15:10]	WAVE ADDRESS [9:0]	
SEQUENCER WAVEFORM ID 8	NOT USED [15:10]	WAVE ADDRESS [9:0]	
SEQUENCER WAVEFORM ID 9	NOT USED [15:10]	WAVE ADDRESS [9:0]	
SEQUENCER WAVEFORM ID 10	NOT USED [15:10]	WAVE ADDRESS [9:0]	
SEQUENCER WAVEFORM ID 11	NOT USED [15:10]	WAVE ADDRESS [9:0]	
SEQUENCER WAVEFORM ID 12	NOT USED [15:10]	WAVE ADDRESS[9:0]	
SEQUENCER WAVEFORM ID 13	NOT USED [15:10]	WAVE ADDRESS [9:0]	
SEQUENCER WAVEFORM ID 14	NOT USED [15:10]	WAVE ADDRESS [9:0]	
			-

Figure 19: Sequencer example where waveform start at WAVEFORM_ID 3 and ends at 6

6.8.2 Typical Operation Sequence

- 1. In the <u>RAM</u> register:
 - a. Set <u>RAM.MODE[1:0]</u> bits to 0x3 to select RAM synthesis mode.
 - b. Set <u>RAM.RAMSEL</u> bit to 0x1 so that subsequent SPI communication is sent to the WFS command interpreter.
- Write the WAVE blocks and SLICE blocks in the memory using <u>RAM_SYNTHESIS_WRITE</u> WFS command. Multiple write sequences are needed to program the WAVE(s) and SLICES(s). <u>BURST</u> <u>RAM_WRITE</u> WFS command can also be used to write WAVE and SLICE blocks. To keep access to the WFS command interpreter, make sure the commands are sent within 4 μs of each other to continue writing in RAM.
- 2. Write the WAVEFORM_IDs using the <u>SEQUENCER</u> WFS command with the WAVE blocks RAM address.
- 3. Write start and end SEQUENCER_Wx that will be played into the <u>SEQUENCE START/STOP</u> WFS command.
- 4. Wait for more than 4 μ s to access to the main register map.
- 5. Set <u>BC[4:0]</u> to 0xC to output <u>IC STATUS</u> register content on SDO pin.
- 6. Set <u>CONFIG.OE</u> bit to 0x1 to enable the haptic waveform generation.
- 7. Poll <u>EMPTY</u> bit on SDO communication port until it is set to 0x1 and waveform is completed.
- 8. Set <u>CONFIG.OE</u> bit to 0x0 to deactivate haptic waveform playback.

To start playback with sensing detection, the sensing parameters can be configured between step 4. and 5. See section 6.9 for sensing configuration details.

6.8.3 RAM Synthesis Mode Example

Table 15 and Figure 20 present a waveform playback example using RAM Synthesis mode with 3 SLICES and 2 WAVES. Table 17 is an example where a waveform already programmed in RAM is played.

Table 15: Example of playing a haptic waveform using RAM Synthesis mode

Code	Description
Select RAM Sy	nthesis mode:
0x8007	Select RAM Synthesis and request access to the WFS command interpreter. The following SPI transactions must be sent less than 4 μ s from each other to keep using WFS command interpreter.
Program WAV	E #1 in RAM:
0x0001	Use <u>RAM SYNTHESIS WRITE</u> WFS command.
0x0000	Set the RAM address, where the WAVE #1 will be programmed, to 0x0000.
0x0100	WAVE #1 Data: Set <u>SLICE START ADDRESS</u> to 0x0100 (RAM start address of SLICE #1).
0x0102	WAVE #1 Data: Set <u>SLICE END ADDRESS</u> to 0x0102 (RAM end address of SLICE #1).
0x0001	WAVE #1 Data: Set WAVE CYCLE COUNT to 1.
Program SLICE	#1 in RAM:
0x0001	Use <u>RAM SYNTHESIS WRITE</u> WFS command.
0x0100	Set the RAM address, where the SLICE #1 will be programmed, to 0x0100.
0x0800	SLICE #1 Data: Set AMPLITUDE to 60 V.
0x031A	SLICE #1 Data: Set CYCLES to 3 and FREQUENCY to 101.4 Hz.
0x0020	SLICE #1 Data: Set <u>SHAPEUP[3:0]</u> to 64 ms and <u>SHAPEDN[3:0]</u> to 0 ms.
Program WAV	E #2 in RAM:
0x0001	Use RAM SYNTHESIS WRITE WFS command.
0x0003	Set the RAM address, where the WAVE #2 will be programmed, to 0x0003.
0x0200	WAVE #2 Data: Set <u>SLICE START ADDRESS</u> to 0x0200 (RAM start address of SLICE #2).
0x0205	WAVE #2 Data: Set <u>SLICE END ADDRESS</u> to 0x0205 (RAM end address of SLICE #3).
0x0003	WAVE #2 Data: Set WAVE CYCLE COUNT to 3.
Program SLICE	#2 in RAM:
0x0001	Use RAM SYNTHESIS WRITE WFS command.
0x0200	Set the RAM address, where the SLICE #2 will be programmed, to 0x0200.
0x0AAA	SLICE #2 Data: Set AMPLITUDE to 80 V.
0x020D	SLICE #2 Data: Set CYCLES to 2 and FREQUENCY to 50.7 Hz.
0x0000	SLICE #2 Data: Set <u>SHAPEUP[3:0]</u> to 0 ms and <u>SHAPEDN[3:0]</u> to 0 ms.
Program SLICE	#3 in RAM:
0x0001	Use <u>RAM SYNTHESIS WRITE</u> WFS command.
0x0203	Set the RAM address, where the SLICE #3 will be programmed, to 0x0203.
0x0555	SLICE #3 Data: Set AMPLITUDE to 40 V.
0x0427	SLICE #3 Data: Set CYCLES to 4 and FREQUENCY to 152.1 Hz.
0x0000	SLICE #3 Data: Set <u>SHAPEUP[3:0]</u> to 0 ms and <u>SHAPEDN[3:0]</u> 0 ms.



Code	Description
Program sequer	ncer entries:
0x0002	Use <u>SEQUENCE</u> WFS command.
0x0000	WAVEFORM_ID 0 value: WAVE #1 block address.
0x0003	WAVEFORM_ID 1 value: WAVE #2 block address.
0x0000	WAVEFORM_ID 2 value: not used.
0x0000	WAVEFORM_ID 3 value: not used.
0x0000	WAVEFORM_ID 4 value: not used.
0x0000	WAVEFORM_ID 5 value: not used.
0x0000	WAVEFORM_ID 6 value: not used.
0x0000	WAVEFORM_ID 7 value: not used.
0x0000	WAVEFORM_ID 8 value: not used.
0x0000	WAVEFORM_ID 9 value: not used.
0x0000	WAVEFORM_ID 10 value: not used.
0x0000	WAVEFORM_ID 11 value: not used.
0x0000	WAVEFORM_ID 12 value: not used.
0x0000	WAVEFORM_ID 13 value: not used.
0x0000	WAVEFORM_ID 14 value: not used.
Set start and en	d sequencer:
0x0012	Use <u>SEQUENCE START/STOP</u> WFS command.
0x1000	Set start to WAVEFORM_ID 0 and end to WAVEFORM_ID 2.
Wait for more t	han 4 μs to access to the main registers.
Start and stop v	vaveform playback:
0x9628	Set <u>BC[4:0]</u> to 0xC to output <u>IC_STATUS</u> register content on SDO pin.
0x5010	Set <u>CONFIG.OE</u> to 0x1 to start waveform playback.
0x0000	Poll <u>EMPTY</u> bit on SDO communication port until it is set to 0x1 and waveform is completed.
0x5000	Set <u>OE</u> bit to 0x0 to deactivate haptic waveform playback.

Table 16: Example of playing a haptic waveform already programmed in RAM using RAM Synthesis mode

Code	Description								
Set start and end seq	Set start and end sequencer:								
0x8007	Select RAM Synthesis and request access to the WFS command interpreter. The following SPI transactions must be sent less than 4 μs from each other to keep using WFS command interpreter.								
0x0012	Use <u>SEQUENCE START/STOP</u> WFS command.								
0x1000	Set start to WAVEFORM_ID 0 and end to WAVEFORM_ID 2.								
Wait for more than 4	μs to access to the main registers.								
Start and stop wavefor	orm playback:								
0x9628	Set <u>BC[4:0]</u> to 0xC to output <u>IC STATUS</u> register content on SDO pin.								
0x5010	Set <u>OE</u> bit to 0x1 to start haptic waveform playback and <u>PLAY[2:0]</u> to 8 ksps.								
0x0000	Poll <u>EMPTY</u> bit on SDO communication port until it is set to 0x1 and waveform is completed.								
0x5000	Set <u>OE</u> bit to 0x0 to deactivate haptic waveform playback.								






Figure 20: RAM Synthesis waveform example

6.9 Piezo Actuator Sensing

The digital front-end gives access to internal registers $0 \times A$ and 0×12 to use the piezo actuator as a force sensor. An embedded comparator can be used to detect when a voltage threshold has been crossed. A waveform may be automatically played with minimum intervention from the MCU. It is also possible to access to the sensed voltage for a custom detection.

The following control bits activate the sensing operation:

- <u>CONFIG.SENSE</u> bit deactivate Q₁ & Q₂ to sense the actuator voltage on pin HV without forcing a voltage on the OUTPUT node. This bit allows the piezo actuator voltage to vary freely as the user physically interacts with it.
- <u>CONFIG.OE</u> bit enables voltage sensing of the HV pin, which is required for the sensing to operate.

Note the following:

- To stop the sensing feature, it is recommended to reset the device using <u>RST</u> bit to reset registers and RAM.
- No haptic waveform should be playing while setting <u>CONFIG.SENSE</u> bit to 0x1. Wait until the <u>IC_STATUS.EMPTY</u> bit is 0x1 before setting <u>CONFIG.SENSE</u> bit to 0x1.
- When sensing is activated, no haptic waveform can be output.



6.9.1 Embedded Sensing Comparator

The embedded sensing parameters are the following:

- <u>ONCOMP</u> bit enables the embedded comparator performing the automatic sensing. It must be set to 0x1 to enable the sensing. Once an event has been detected once, <u>ONCOMP</u> bit must be reset to 0x0 then set again to 0x1 to allow the comparator to detect a second event.
- <u>REP[2:0]</u> bits set the hold time, which is the time the voltage must be above or below the threshold for the detection to be successful.
- <u>STHRESH[8:0]</u> bits set the differential voltage threshold that must be reached for the detection to succeed.
- <u>SIGN</u> bit defines if voltage feedback value should be above or below the threshold to trigger an event from the sense comparator.

6.9.2 GPO Used as Interrupt

The GPO output pin can be used to convey information and implement interrupts for the system with the following configurations:

- Setting <u>GPO[2:0]</u> to 0x1 (SENSE_TRIGGER) will indicate when the embedded sensing (<u>ONCOMP</u> bit set to 0x1) is successful.
- Setting <u>GPO[2:0]</u> to 0x2 (waveform done) will indicate when the waveform playback following a sensing detection event has completed (<u>ONCOMP</u> and <u>AUTO</u> bits set to 0x1).

6.9.3 Automatic Haptic Playback

With the Automatic Haptic Playback, the BOS1211 can detect force applied on a piezo actuator by measuring voltage across its terminal and then automatically play a pre-programmed waveform using RAM Playback (section 6.7) or RAM Synthesis (section 6.8) modes with minimum intervention from the MCU.

The Automatic Haptic Playback is enabled by setting <u>AUTO</u> bit to 0x1. Pin GPO can notify the MCU that both the sensing event and waveform are completed (see section 6.9.2). Once a detection occurs, the automatic playback can be enabled again doing the following:

- 1. The next waveform should be armed (see section 6.9.3.2 for detail).
- 2. The sensing comparator should be restarted by first resetting <u>ONCOMP</u> bit to 0x0, and then setting it back to 0x1.



6.9.3.1 Sequence Example for Button Press Sensing with Automatic Playback

A typical communication sequence to configure automatic haptic playback activated by a button press event is as follows:

- 1. Program waveform using RAM Playback (section 6.7) or RAM Synthesis (section 6.8) modes.
- 2. Set <u>SPI.GPO[2:0]</u> bits to 0x2 to be notified of a detection event and that waveform completed on the GPO output pin.
- 3. Write 0xAA07 in the <u>SENSING</u> register to set the following:
 - a. <u>SENSING.REP[2:0]</u> bits to 0x5 to set 4096 µs hold time.
 - b. <u>SENSING.STHRESH[8:0]</u> bits to 0x7 to set 900 mV threshold.
- 4. Write 0x5B17 in the <u>CONFIG</u> register to set the following:
 - a. <u>CONFIG.SIGN</u> bit to 0x0 to trigger on a voltage above the threshold (detect an increasing voltage).
 - b. <u>CONFIG.AUTO</u> bit to 0x1 to play a pre-programmed RAM Playback or RAM Synthesis waveform automatically on a successful detection.
 - c. Set <u>CONFIG.ONCOMP</u> bit to 0x1 to enable the embedded sensing comparator.
 - d. Set <u>CONFIG.SENSE</u> bit to 0x1 to enable piezo actuator sensing.
 - e. Set <u>CONFIG.OE</u> bit to 0x1 to start sensing.

6.9.3.2 Sequence Example for Button Release Sensing with Automatic Playback

Once a detection occurred, sensing can be configured again for automatic haptic playback activated by a button release event using the following typical communication sequence:

- 1. Set CONFIG.ONCOMP bit to 0x0 to reset the sensing comparator.
- 2. Arm the next waveform depending on the playback mode:
 - a. RAM Playback: write the start and end addresses in the <u>RAM PLAYBACK</u> WFS command (see section 6.7).
 - b. RAM Synthesis: write the start and end WAVEFORM_IDs in the <u>SEQUENCE START/STOP</u> WFS command (see section 6.8).
- 3. Write 0xABFE in the <u>SENSING</u> register to set the following:
 - a. <u>SENSING.REP[2:0]</u> bits to 0x5 to set 4096 µs hold time.
 - b. <u>SENSING.STHRESH[8:0]</u> bits to 0x1FE to set -260 mV threshold.
- 4. Write 0x5F17 in the <u>CONFIG</u> register to set the following:
 - a. <u>CONFIG.SIGN</u> bit to 0x1 to trigger on voltage below the threshold (detect a decreasing voltage).
 - b. <u>CONFIG.AUTO</u> bit to 0x1 to play a pre-programmed RAM Playback or RAM Synthesis waveform automatically on a successful detection.
 - c. <u>CONFIG.ONCOMP</u> bit to 0x1 to enable the sensing comparator.
 - d. <u>CONFIG.SENSE</u> bit to 0x1 to enable piezo actuator sensing.
 - e. <u>CONFIG.OE</u> bit to 0x1 to start sensing.

6.9.4 Reading the Sensed Voltage

The sensed voltage can be read at any time by setting the SDO output using SPI.BC = 0x12. It is seldom read when the embedded sensing feature is used, but it can be read to implement more complex sensing algorithm running in a MCU such as slope detection or voltage profile pattern recognition.

The sensed voltage is continually updated and pushed to the <u>SENSE_VALUE[8:0]</u> field so the last voltage sensed can be read at any time. The <u>RS</u> bit allow to reset the voltage across the piezo actuator as well as the <u>SENSE_VALUE[8:0]</u> bits. Such a reset might be needed if <u>SENSE_VALUE[8:0]</u> is non-zero while the user is not interacting with the actuator.

The following control bits are used to read the sensed voltage:

- <u>SENSE</u> bit in broadcast register <u>0x12</u> indicates if the sensing mode is running.
- <u>SENSE_FLAG</u> bit in broadcast register <u>0x12</u> indicates if the sensing conditions are met based on <u>CONFIG.SIGN</u>, <u>SENSING.STHRESH[8:0]</u> and <u>SENSING.REP[2:0]</u> bits.
- <u>SENSE_VALUE[8:0]</u> bits is the 9-bit signed sensed voltage.
- <u>RS</u> bit resets the sensing interface without disabling it. This resets the sensing value (<u>SENSE VALUE[8:0]</u>). The bit self-clears.
- <u>SHORT[1:0]</u> bits determine the time to short the piezo actuator. This occurs periodically while the sensed voltage is negative. The accumulated voltage is output in the sensing value (<u>SENSE VALUE[8:0]</u> of the broadcast register <u>0x12</u>). <u>SHORT[1:0]</u> bits are typically set to their default value but may be changed depending on the actuator used and the application conditions.

6.9.4.1 Polling Sequence Example

A typical communication sequence to poll <u>SENSE_VALUE[8:0]</u> is as follows:

- 1. Write 0x5217 in the <u>CONFIG</u> register to set the following:
 - a. <u>CONFIG.ONCOMP</u> bit to 0x0 to prevent it from triggering a sensing event.
 - b. <u>CONFIG.SENSE</u> bit to 0x1 to enable piezo actuator sensing.
 - c. <u>CONFIG.OE</u> bit to 0x1 to start sensing.
- 2. Set <u>SPI.BC[4:0]</u> bits to <u>0x12</u> to broadcast the <u>SENSE_VALUE[8:0]</u> on SDO.
- 3. Write a dummy 0xF000 to SPI interface, read a word and extract <u>SENSE VALUE[8:0]</u> bits to monitor the voltage across the piezo (see section 6.11.17 for more detail on how to use the SDO Broadcast).
- 4. Repeat the step 3) as needed.



6.10 WFS Command Interpreter

The 1024×16 RAM is programmed using the WFS command interpreter through the <u>REFERENCE</u> register. The WFS commands are also used to store RAM Playback (section 6.7) and RAM Synthesis (section 6.8) configuration data. To access the WFS Command Interpreter, the <u>RAMSEL</u> bit must first be set to 0x1. WFS commands are summarized in Table 17 and detailed in section 6.10.1.

BOS1211 Product Datasheet



Table 17: WFS command list summary

COMMAND	WORD	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
RAM	0						C	омм	AND[1	5:0] =	0x000)1									
<u>SYNTHESIS</u>	1			RSVD			W/R				A	DDRE	SS[9:0]							
WRITE	2								DATA1	[15:0]											
	3								DATA2	[15:0]											
	4								DATAS	[15:0]											
SEQUENCER	0						C	OMM	AND[1	5:0] =	0x000)2									
	1		WAVEFORM ID 0 - WAVE												E_ADDRESS[9:0]						
	2		WAVEFORM ID 1 - WAVE_ADDRESS[9:0]																		
	3		WAVEFORM ID 2 - WAVE_ADDRESS[9:0]																		
	4								W	AVEFO	DRM II	D 3 - V	VAVE_	ADDR	ESS[9	:0]					
	5								W	AVEF	DRM II	D 4 - V	VAVE_	ADDR	ESS[9	:0]					
	6								W	AVEFO	DRM II	D 5 - V	VAVE_		ESS[9	:0]					
	7								W	AVEFO	DRM II	D6-V	VAVE_		ESS[9	:0]					
	8								W	AVEFO	DRM II	D 7 - V	VAVE_		ESS[9	:0]					
	9								W	AVEFO	DRM II	D 8 - V	VAVE_		ESS[9	:0]					
	10		WAVEFORM ID 9 - WAVE_ADDRESS										ESS[9	:0]							
	11								W	VEFC	RM ID	0 10 - 1	WAVE_	_ADDI	RESS[9	:0]					
	12								W	AVEFC	RM IC) 11 - \	WAVE_	_ADDI	RESS[9	:0]					
	13								W	AVEFC	RM IC) 12 - \	WAVE_	_ADDI	RESS[9	:0]					
	14								W	AVEFC	RM ID	0 13 - \	WAVE	_ADDI	DRESS[9:0]						
	15								W	AVEFC	RM ID) 14 - \	WAVE	_ADDI	RESS[9	:0]					
SEQUENCE	0						C	OMM	AND[1	5:0] =	0x001	.2									
START/STOP	1	SEQU	JENC	E END	[3:0]	SEQU	JENCE	STAR	T[3:0]												
RAM	0						C	омм	AND[1	5:0] =	0x001	.3									
<u>PLAYBACK</u>	1								I	ram p	LAYBA	ACK AI	DDRES	S STAI	RT[9:0]					
	2									RAM	PLAYB	ACK A	DDRE	SS ENI	D[9:0]						
BURST RAM	0						C	OMM	AND[1	5:0] =	0x001	.4									
WRITE	1									BI	JRST S	START	ADDR	ESS[9:	0]						
	2									I	BURST	DATA		VT[9:0]						
	3								DATA	[15:0]											
										•											
	2+n					[DATAn	(n = E	BURST	DATA	COUN	IT[9:0]])								
FULL RAM READ	0						C	OMM	AND[1	5:0] =	0x001	.5									
FULL RAM READ BREAK	0						C	ОММ	AND[1	5:0] =	0xFF1	.5									



6.10.1 0x0001 RAM SYNTHESIS WRITE

Table 18: RAM SYNTHESIS WRITE command details

	ADDRESS: 0x0001 RAM SYNTHESIS WRITE																
Word	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0		COMMAND[15:0] = 0x0001															
1		No	t used:	0x0		W/R ADDRESS[9:0]											
2	DATA1[15:0]																
3	DATA2[15:0]																
4	DATA3[15:0]																
	WORD, BITS NAME DESCRIPTION																
	Word 1, Bit [10]		W/R		•••	0: RAM Write Enable 1: RAM Read Enable (<u>SPI.BC[4:0]</u> bits must be set to 0x1C)											
	Word Bits [9:	1, 0]	ADDR	ESS	Sta	Starting RAM address for reading or writing to RAM.											
	Word Bits [15	2, 5:0]	DATA	1			en to RA is requir					nable RA	.M write	<u>)</u> .			
	Word	3,	DATA	DATA2		Data written to RAM at address ADDRESS[9:0]+1.											
	Bits [15	5:0]			Th	e word	is requir	ed if W	d if W/R bit is set to 0x0 to enable RAM write.								
	Word	4,	DATA	3	Da	Data written to RAM at address ADDRESS[9:0]+2.											
	Bits [15	5:0]			Th	e word	is requir	ed if W	′R bit is	set to 0	x0 to er	nable RA	M write	2.			
		The RAM SYNTHESIS WRITE register is used to program a WAVE or SLICE block to RAM or read a RAM location. See sections 6.8.1.1 and 6.8.1.2 for details on the content of WAVE and SLICE blocks.														on. See	
	Table 15 presents an example on how to write a WAVE and SLICE blocks in RAM.																
	Table 19 presents an example on how to read a RAM location using RAM SYNTHESIS WRITE command.																

Table 19: RAM read sequence example using RAM SYNTHESIS WRITE command

Code	Description
0x9E28	Set <u>SPI.BC[4:0]</u> bits to 0x1C and <u>TE</u> bit to 0x1.
0x8007	Select RAM Synthesis and request access to the WFS command.
0x0001	WFS command: set to RAM SYNTHESIS WRITE.
0x0000	Set RAM address for data reading to 0x0000 and wait for more than 4 μ s to access to the main registers.
0x0000	Read 2 bytes corresponding to the content of RAM at address 0x0000.



6.10.2 0x0002 SEQUENCER

Table 20: SEQUENCER command details

	ADDRESS: 0x0002 SEQUENCER																		
Word	d 15 14 13 12 11 1				10	9	8	7	6	5	4	3	2	1	0				
0	COMMAND[15:0] = 0x0002																		
1			Not us	ed: 0x0			WAVEFORM ID 0 - WAVE_ADDRESS[9:0]												
2			Not us	ed: 0x0			WAVEFORM ID 1 - WAVE_ADDRESS[9:0]												
3			Not us	ed: 0x0			WAVEFORM ID 2 - WAVE_ADDRESS[9:0]												
4	Not used: 0x0							WAVEFORM ID 3 - WAVE_ADDRESS[9:0]											
5	Not used: 0x0							WAVEFORM ID 4 - WAVE_ADDRESS[9:0]											
6	Not used: 0x0							WAVEFORM ID 5 - WAVE_ADDRESS[9:0]											
7	Not used: 0x0							WAVEFORM ID 6 - WAVE_ADDRESS[9:0]											
8			Not us	ed: 0x0				WAVEFORM ID 7 - WAVE_ADDRESS[9:0]											
9	Not used: 0x0							WAVEFORM ID 8 - WAVE_ADDRESS[9:0]											
10	Not used: 0x0							WAVEFORM ID 9 - WAVE_ADDRESS[9:0]											
11	Not used: 0x0							WAVEFORM ID 10 - WAVE_ADDRESS[9:0]											
12			Not us	ed: 0x0			WAVEFORM ID 11 - WAVE_ADDRESS[9:0]												
13	Not used: 0x0							WAVEFORM ID 12 - WAVE_ADDRESS[9:0]											
14	Not used: 0x0							WAVEFORM ID 13 - WAVE_ADDRESS[9:0]											
15	Not used: 0x0							WAVEFORM ID 14 - WAVE_ADDRESS[9:0]											
	BIT NAME DESCRIPT						ION												
	Word Bits [9	1 to 15, :0]	WAVE	_ADDRE				of a WAVE block in RAM. The SEQUENCER can store up to 15 different WAVE , named WAVEFORM_ID 0 to WAVEFORM_ID 14.											
	The SEQUENCER is composed of 15 WAVEFORM_ID numbered 0x0 to 0xE (WAVEFORM_ID 0 to WAVE WAVEFORM_ID contains a RAM address of a WAVE block.											VEFOR	M_ID 14). Each					
	Table 15 presents an example on how to use SEQUENCE command.																		
	Note that all 15 WAVEFORM_ID must be written. The WAVEFORM_ID registers that are not used may be assigned to value.											to any							

6.10.3 0x0012 SEQUENCE START/STOP

Table 21: SEQUENCE START/STOP command details

_																	
	ADDRE	ESS: 0x0	012 SEC	UENCE	START	/STOP											
Word	15	14	13	12	11	10	9		8	7	6	5	4	3	2	1	0
0		•			•		C	OMN	/IAND[1	5:0] = 0	x0012		•				
1	SE	QUENC	E END[3	:0]	SE	QUEN	CE STA	ART[3	3:0]				Not us	ed: 0x0			
	BIT		NAME		Т	YPE	DESC	CRIPT	ION								
Ī	Word 1, SEQUENCE END W Set the SEQUENCER end WAVEFORM_ID number (numbered 0x0 to 0xE, see Bits [15:12] SEQUENCER register) pointing to the last WAVE block to play.																
	Bits [1	5:12]					<u>SEQ</u>	JENC	ER regis	ster) poi	inting to	the las	t WAVE	block to	o play.		
	Word	1,	SEQUE	NCE	V	V)x0 to 0>	ĸE, see
	Bits [1	1:8]	START				<u>SEQ</u>	JENC	ER regis	ster) poi	inting to	the firs	t WAVE	block to	o play.		
	The SE	QUENC	ER will p	olay all V	VAVE k	olocks	startir	ng fro	m SEQI	JENCE S	TART[3:	0] up to	SEQUE	NCE_EN	D[3:0].		
	-		NCE STAF	-		nand ir	ndicate	es tha	at the w	aveforn	n specifi	ed from	SEQUE	NCE STA	RT to S	EQUENC	CE END
	is arm	ed and	ready to	be play	ed.												
	Table :	15 pres	ents an e	example	e on ho	w to u	se SEC	QUEN	ICE STA	rt/stoi	P comm	and.					

6.10.4 0x0013 RAM PLAYBACK

Table 22: RAM PLAYBACK command details

	ADDR	ESS: 0xC	0013 RAN	VI PLAYE	BACK											
Word	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0							COM	ЛAND[15:0] = 0	x0013			•			•
1			Not us	ed: 0x0					RA	M PLAY	BACK AI	DDRESS	START[9	9:0]		
2			Not us	ed: 0x0					R	am pla'	ҮВАСК А	DDRESS	5 END[9:	0]		
	BIT		NAME				TYP	E D	ESCRIPT	ON						
	Word	Word 1, RAM PLAYBACK ADDRESS START W Defines the starting address for fetching RAM Playback samples.														
	Bits [9	Bits [9:0]														
	Word	2,	RAM PL	AYBACH	(ADDRE	SS END	W	D	efines th	e addre	ss of the	e last sa	mple rea	ad durin	g playba	ack.
	Bits [9	:0]														
	RAM F		k is initia						ndicate t Ising BUI				•			
	PLAYB	ACK AD	DRESS E	ND[9:0]	is read	icates th y to be p	layed.		orm spec	ified RA	M PLAY	васк а	DDRESS	START	[9:0] an	d RAM

Table 11 presents an example on how to use RAM PLAYBACK command.



6.10.5 0x0014 BURST RAM WRITE

Table 23: BURST RAM WRITE command details

	ADDR	ESS: 0xC	014 BUF	RST RAM	M WRITE											
Word	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0							COM	/AND[1	5:0] = 0	x0014						
1			Not use	ed: 0x0						ST	ART AD	DRESS[9	:0]			
2			Not use	ed: 0x0						D	ATA CO	UNT[9:0	D]			
3								DATA	[15:0]							
	BIT		NAME	Т	YPE	DESC	RIPTION	1								
	Word	Word 1, START W RAM address from where to start writing.														
	Bits [9	Word 1, START W RAM address from where to start writing. Bits [9:0] ADDRESS Image: Comparison of the start writing.														
	Word	2,	DATA	V	V	The r	number	of data	words t	o be wri	tten on	RAM w	ith the f	ollowin	g constr	aints:
	Bits [9	:0]	COUNT	-		DATA	COUN	۲ value o	of 0 will	be cons	idered a	as 1024	(all RAN	A locatio	ons).	
						DATA	COUN	Γ≤ (102-	4 – STAI	rt addf	RESS[9:0)])				
	Word	3,	DATA	V	V	Data	to be w	ritten in	RAM. [DATA[15	:0].					
	Bits [1	5:0]				The F	RAM wri	te addre	ess is ind	rement	ed auto	maticall	y betwe	en each	n writter	n word.
					to write s such as	•						/ data f	or RAM	1 Playba	ack mod	le (see
	Table	11 pres	ents an e	example	e on how	ı to use	BURST I	RAM WF	RITE con	nmand.						

6.10.6 0x0015 FULL RAM READ

Table 24: FULL RAM READ command

	COMM	1AND: 0	x0015 F	ULL RAI	M READ											
Word	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0							COMI	MAND[1	.5:0] = 0	x0015						
	Prior u	sing FU	LL RAM	READ c	omman	d, <u>SPI.B</u>	<u>C[4:0]</u> b	its must	be set t	o 0x1C.	Once 0	x0015 is	set, the	e full RA	M conte	nt can
	be rea	d on th	e comm	unicatio	on interl	ace, sta	arting at	the RA	M addre	ss = 0x0	000, wit	h the a	ddress s	elf-incre	ementin	g after
	each re	ead unt	il one of	the foll	owing c	onditio	ns occur	's:								
	•	All 10)24 addı	resses h	ave bee	n read										
	•	FULL	RAM RE	AD BRE	AK com	mand is	sent									
	•	4 µs 1	timeout	occurs	betweer	n each r	ead.									
	The co	mmuni	cation so	equence	e to use	the FUL	L RAM F	READ co	mmand	include	s the fol	llowing:				
	1.	Write	e 0x8006	5 to set	RAM.RA	MSEL t	o 0x1 an	d <u>RAM.</u>	MODE to	o 0x10 t	o select	RAM P	LAYBACH	۲ mode.		
	2.	Write	e 0x9E28	3 to set	SPI.BC[4	:0] bits	to 0x1C	and out	tput the	RAM co	ontent o	n SDO p	oin.			
	3.	Write	e 0x0015	5 on SPI	commu	nicatior	n bus to	use the	FULL RA	M READ) comm	and.				
	4.	Wait	at least	500 ns	and less	than 4	μs.									
	5.		-		•	using 0	k0000 oi	n SPI cor	nmunica	ation.						
	6.		a minim													
	7.	Make	e one du	ımmy w	rite usir	ig 0x000) and re	ad one v	vord on	SPO pin	ı .					
	~			a\ 1												

8. Repeat steps 4) and 5) until the last RAM address.

6.10.7 0xFF15 FULL RAM READ BREAK

Table 25: FULL RAM READ BREAK command

	COMM	AND: 0	xFF15 F	ULL RAN	/I READ	BREAK										
Word	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0															
0	COMMAND[15:0] = 0xFF15 The FULL RAM READ BREAK command 0xFF15 is used to stop the RAM content reading loop started with the FULL RAM															
		JLL RAN commar		BREAK o	omman	d OxFF1	5 is use	d to sto	p the R/	AM cont	tent rea	ding loc	op starte	ed with	the FUL	L RAM



6.11 Main Register Map

Table 26 lists the main register map used to configure the BOS1211 and Table 27 lists registers accessible for reading with <u>SPI.BC[4:0]</u> register. Access to the WFS command interpreter requires <u>RAMSEL</u> bit set to 0x1.

ADDRESS [15:12]	NAME	DEFAULT VALUE	R/W ³	11	10	9	8	7	6	5	4	3	2	1	0
<u>0x0</u>	REFERENCE	0x000	RW					•	REFEREN	ICE[11:0]		•			
<u>0x1</u>	ION_BL	0x11C	RW	FSWM	AX[1:0]	SB[1:0]				I_ON_SC	ALE[7:0]			
<u>0x2</u>	DEADTIME	0x46A	RW				DHS[6:0]						DLS[4:0]		
<u>0x3</u>	KP	0x080	RW	SQ						KP[10:0]					
<u>0x4</u>	KPA_KI	0x310	RW		KIBAS	E[3:0]					KPA	[7:0]			
<u>0x5</u>	CONFIG	0x000	RW	ONCOMP											
<u>0x6</u>	PARCAP	0x00A	RW	SHS	IS[1:0] SLS[1:0] PARCAP[7:0]										
<u>0x7</u>	SUP_RISE	0x5CF	RW	TOUT			VIN[4:0]					TI_RI	SE[5:0]		
<u>0x8</u>	RAM	0x001	RW					RSVD					RAM_SEL	MOD	[1:0]
<u>0x9</u>	SPI	0x7A8	RW			BC[4:0]			SHOR	T[1:0]	RS	TE		GPO[2:0]	
<u>0xA</u>	SENSING	0x000	RW		REP[2:0]						STHRESH[8:0]				
<u>0xB</u>	THRESHOLD	0x048	RW					VTHRESH[8:0]					TH	RESH_ERROR[2	:0]
<u>0xC</u>	IC_STATUS	0x001	RW	STAT	E[1:0]	OVV	OVT	MXPWR	IDAC	UVLO5	UVLO12	OVLO12	SC	FULL	EMPTY
<u>0xD</u>	FIFO_STATUS	0x400	RW	ERROR	EMPTY		•	•	•	FIFO_SP	ACE[9:0]	•			
<u>OxE</u>	TRIM	0x000	RW	TRIMR	W[1:0]				TRIM_OSC[6:0]]				TRIM_REG[2:0]	
<u>OxF</u>	CHIP_ID	0x034	RW			RS	VD					CHIP	ID[5:0]		

Table 26: Main register map

Table 27: Extra broadcast register map

ADDRESS IN SPI.BC [4:0]	NAME	R/W ¹	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0 to <u>0xF</u>		RO		BC[3:0]						Content of	f main regist	er with addı	ess BC[3:0]				
<u>0x10</u>	VFEEDBACK	RO		RS	VD		STAT	E[1:0]					VFEEDB	ACK[9:0]				
<u>0x11</u>	OFFSET	RO			RS	VD							OFFSE	T [9:0]				
<u>0x12</u>	SENSE_STATUS	RO			RSVD			SENSE	SENSE_ FLAG				SEI	NSE_VALUE[3:0]			
									TLAU									
<u>0x1C</u>	RAM_DATA	RO								RAM_DATA	_RAW[15:0]							

³ RO are read-only registers.

RW are read/write registers.



6.11.1 0x0 REFERENCE

Table 28: REFERENCE register details

ADDRES	S: 0x0	REFEREN	CE				DEFAULT:0)x000			
11	10	9	8	7	6	5	4	3	2	1	0
			•	•	REFEREN	ICE[11:0]					
Bits	Name	De	ault T	Гуре [Description						
11:0	REFEREN	CE OxC	O F	F 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	n Direct REFERENCE ormat. The relation n volt is det REFERENCE IV pin ≤120 n RAM PLA' Dx3), REFER letails).	11:0] defir between ermined b <i>REFEF</i> 11:0] shou V. YBACK or R	nes the OU REFERENC y: RENCE [12 Ild not exc RAM SYNTH	TPUT node E[11:0] an 1: 0] = 0U eed 3689 ^s IESIS mode	e amplitud d output a TPUT × 3 to keep th e (<u>MODE[1</u>	le in 12-bit amplitude 0.74 e voltage .:0] bits se	: unsigned (OUTPUT) sensed on t to 0x2 or

6.11.2 0x1 ION_BL

Table 29: ION_BL register details

ADDRES	S: 0x1	ION_BL						DEFAULT:(0x11C						
11	10	9	8	7	7	6	5	4	3	2	1	0			
FSWM	AX[1:0]	S	B[1:0]					IONSCA	ALE[7:0]						
Bits	Name	De	efault	Туре	e D	escription									
11:10	FSWMAX	0>	:0	R/W	R/W Boost converter maximum switching frequency. 0x0: 1 MHz 0x1: 833 kHz 0x2: 666 kHz 0x3: 500 kHz R/W Boost converter blanking time.										
9:8	SB	0>	:1	R/W	0> 0> 0> 0>	x0: 70 ns x1: 88 ns x2: 106 ns x3: 124 ns		ing time. vork for all	applicatio	ns.					
7:0	IONSCALI	E O>	:1C	R/W			:0] must b	uired to tur e determir SCALE [7: (ed by:						

6.11.3 0x2 DEADTIME

Table 30: DEADTIME register details

ADDRES	S: 0x2	DEAD	DTIM	E				I	DEFAULT:0	x46A			
11	10	9		8		7	6	5	4	3	2	1	0
				DHS[6:	:0]						DLS[4:0]		
Bits	Name		Defa	ault	Ту	pe [Description		•				
11:5	DHS		0x23	3	R/	t	Defines t _{Q1-0} urns off and DHS [6:0] is DHS [6:0] is DHS [6:0] is Vhere C _{OSS} ransistors C vhich incluc	d high-side determine (HS[6:0] = (Q1 and Co (Q1 and Q2 a	switch (Q ₂ $t_{Q1-Q2} =$ d by: $= \frac{2\pi \sqrt{L_1}}{2\pi \sqrt{L_1}}$	turns on $= DHS \times 1$ $< (C_{oss-Q1})$ 4×1.1 the output the parasit	tq1-q2 is d 1.1 ns + C_{oss-Q2} × 10 ⁻⁹ it capacita ic capacita	etermined + C_{par}) ance of the seen of	by: he power on pin SW
						0	0HS[6:0] car	n be optim	ized for sp	ecific appli	cations.		
4:0	DLS		0x04	4	R/	s	Oefines the ide switch (OHS[4:0] is c	Q1) turn o	n (t _{Q2-Q1}). T	-		-	
									DLS[4:0	$0] = \frac{t_{Q2}}{4.4 \times 10^{-3}}$	$\frac{-Q1}{10^{-9}}$		
							efault valu pplications	-	-				

6.11.4 0x3 KP

Table 31: KP register details

ADDRES	S: 0x3	KP					D	EFAULT:0x	080			
11	10	9	8	8	7	6	5	4	3	2	1	0
SQ							KP[10:0]					
Bits	Name		Defau	ult Ty	/pe	Description						
11	SQ 0x0 R/W Allows the user to safely send discontinuous waveforms with arbitrary sample rate. As soon as a sample is received, the OUTPUT node voltage will start to move toward the new value. 1: Square waves (not recommended for typical applications) 0: Continuous waveforms											
10:0	КР		0x080	D R,		Sets the phy gain. K _{pPhysic}	al in A/V is a		d by:			oportional



6.11.5 0x4 KP

Table 32: KPA_KI register details

ADDRE	SS: 0x4	KPA_KI					DEFAULT:0)x310			
11	10	9	8	7	6	5	4	3	2	1	0
	KIBAS	E[3:0]					KPA	[7:0]			
BITS NAME DEFAULT TYPE DESCRIPTION 11:8 KIBASE 0x3 R/W Determines the pole location (fpole) of the integrated PI cont											
11:8	KIBASE	0x3	R	-	Determines ocation (f _{pol}	•	determine		-	I controllei	r. The pole
7:0	КРА	0x1	0 R		Determines ontroller. K KI		ated by:				

6.11.6 0x5 CONFIG

Table 33: CONFIG register details

ADDRES	S: 0x5	CONFIG	6						DEFAULT:0)x000				
11	10	9	8		7	(6	5	4	3	2	1	0	
ONCOMP	SIGN	SENSE	E AUT	0	SYNC		LOCK	RST	OE	DS		PLAY[2:0]		
BITS	NAME	D	EFAULT	TY	'PE	DES	SCRIPTIO	N						
11	ONCOMP	0>	хO	R/		 Enables sensing comparator used use to trigger sensing detection event. ONCOMP bit needs to be reset to 0x0 to clear <u>SENSE FLAG</u> bit after detection. 0x1: Comparator active 0x0: Comparator inactive 								
10	SIGN	0x0 R/W Defines if SENSE_VALUE[8:0] should be above or below the thresh by STHRESH[8:0] bits to trigger a sensing detection event. 0x1: Below 0x0: Above							eshold set					
9	SENSE	0>	кO	R/		sen <u>ON</u> SEN A si The Ox1	nsing and I <u>COMP</u> , <u>S</u> NSE is set uccessful	push volta IGN, <u>AUT(</u> to 0x0. sensing de	ige detecte	ed on piezo d <u>STHRESH</u> ears SENSE) in <u>SENSE</u> <u>[[8:0]</u> field bit if <u>AUT</u>	VALUE[8:0 ds have no O bit is set	o effect if to 0x1.	

BOS1211 Product Datasheet



ADDRES	S: 0x5	CON	FIG						DEFAULT:(000x000				
11	10	9		8		7	6	5	4	3	2	1	0	
ONCOMP	SIGN	SEN	ISE	AUTC)	SYNC	LOCK	RST	OE	DS		PLAY[2:0]		
BITS	NAME		DEF	AULT	TYI	PE	DESCRIPTIO	N						
8	AUTO		0x0		R/\		Enables a w to be played meeting the Auto bit self 0x0: Disable 0x1: Enable	d automat condition f-clears wh	ically when s defined b	n the sensi by <u>STHRESH</u>	ng compa <u>I[8:0]</u> and	rator deter <u>SIGN</u> fields	ct a signal s.	
7	SYNC		0x0		R/\	R/W Activate multi-chip synchronization. 0x0: Disable 0x1: Enable R/W Enable write protections on all registers except CONFIG and REFERENCE								
6	LOCK		0x0		R/\	R/W Enable write protections on all registers except CONFIG and REFERENCE registers when OE bit is set to 0x1. 0x0: Disable register write protection 0x1: Enable register write protection 0x0: Disable register write protection								
5	RST		0x0		R/\									
4	OE		0x0		RW		Activate har 0x0: Disable 0x1: Enable		orm playba	ck or piezc	actuator	sensing.		
3	DS		0x0		RW		Power mode are reset. 0x0: IDLE 0x1: SLEEP	e when <u>OE</u>	is set to C	0x0. In SLEE	P, registe	rs and RAN	∕l data are	
2:0	PLAY		0x0		RW		Playback mo	ts the waveform playback sampling rate when using Direct, FIFO or RAM ayback mode. 0: 1024 ksps 1: 512 ksps 2: 256 ksps 3: 128 ksps 4: 64 ksps 5: 32 ksps 6: 16 ksps						



6.11.7 0x6 PARCAP

Table 34: PARCAP register details

ADDRE	ESS: 0x6	PAR	CAP					DEFA	ULT:0	A00x0			
11	10	9	8		7	6	5	4		3	2	1	0
SH	IS[1:0]		SLS[1:0]				•	F	PARCA	AP[7:0]			
Bits	Name		Default	Ту	/pe C	escription							
11:10	SHS		0x0	R/	7 A C C C C C C C C	.4.5). Defa on increase ost of incr Sou 0x0 : 250 0x1 : 500 0x2 : 825	in SHS i easing E	e should reduces r	work the ris noise.	with C _{ISS} o	of Q_2 of ≤ 2	nF.	see section
9:8	SLS		0x0	R/	/W S 7 6 0 0 0 0	ets low-sid .4.5). Defa on increase ost of incr Sou 0x0: 250 0x1: 500 0x2: 850	ult value in SLS r easing E	e should educes t	work the ris noise.	with C _{ISS} of	of Q_1 of ≤ 2	nF.	see section
7:0	PARCAP		0x0A	R/	V t T	Vhere Cos ransistors lepends or	CAP [7: 0 s-o1 and and Cpa inducto ne optim	$[0] = \sqrt{\frac{1}{2}}$ Coss-q2 r is the pr (L ₁) an	are of paras	$\frac{1}{21} + C_{oss-4}$ L the outputivitic capaces below 100 minutes and 100	itance see	ance of C n on pin	$< 2^{16}$ Q_1 and Q_2 SW which er than the



6.11.8 0x7 SUP_RISE

Table 35: SUP_RISE register details

ADDRES	S: 0x7	SUP_RIS	<u>:</u>				DEFAULT:C	x5CF						
11	10	9	8	7	6	5	4	3	2	1	0			
TOUT			VIN[4:0]					TI_RIS	E[5:0]					
Bits	Name	Def	ault T	уре [Description									
11	TOUT	0x0	R	s c e C	Timeout in Direct mode and FIFO mode. If TOUT is set to 0x1, <u>EMPTY</u> bit is set to 0x1 and no new data has been received for more than 4 ms, the device automatically goes to SLEEP state. RAM and registers are reset, except PLAY[2:0] bits are set to 0x7. 0x0: Timeout disabled 0x1: Timeout enabled									
10:6	VIN	0x1	7 R	t	he followin	g:	ntation of the supply voltage V _{IN} . VIN[4:0] is determined by VIN [4:0] = $\frac{V_{IN}}{0.52}$ he supply voltage in volt and 0x11 ≤ VIN[4:0] ≤ 0x1F.							
5:0	TI_RISE	FI_RISEOxOFR/WProportional gain for the offset, which is determined by: $TI_RISE[5:0] = \frac{R_{sense}}{428.9 \times L_1}$												

6.11.9 0x8 RAM

Table 36: RAM register details

ADDRES	S: 0x8	RAM					DEFAULT:0	x001					
11	10	9	8	7	6	5	4	3	2	1	0		
				RSVD)				RAMSEL	MOD	E[1:0]		
Bits	Name	Det	fault	Туре	Description								
2	RAMSEL	0x0	0x0 R/W Defines whether SPI communication is transmitted to the WFS command interpreter or to the main register map bank. BAMSEL bit self-clears 4 us after last SPI communication and when the CS										
	RAMSEL bit self-clears 4 us after last SPI communication and when the CS pin is back to logic 1. If the CS pin remains at a logic 0, RAMSEL bit doesn't self-clears.												
					0x0: Commi 0x1: Commi				-	•			
1:0	MODE [1:	:0] 0x1		R/W	Define wav OE bit is set		vback mod	e. This reg	gister can	only be m	nodified if		
					0x0: Direct 1 0x1: FIFO m 0x2: RAM P 0x3: RAM S	ode ayback							



6.11.10 0x9 SPI

Table 37: SPI register details

ADDR	ESS: 0x9	SPI					DEFAULT	:0x7A8							
11	10	9	8	7	6	5	4	3	2	1	0				
	1	BC[4	:0]		SHC	ORT[1:0]	RS	TE		GPO[2	2:0]				
BITS	NAME		DEFAULT	TYPE	DESCRIPTI	ON	- t								
11:7	BC		0x0F	R/W	Address of See section		-	ose conten	t is outp	ut on SPI p	ort (SDO pin).				
6:5	SHORT		0x1	R/W	(section 6.	9). t also de ration whe s μs μs	fines the	duration	of the		luring sensing				
4	RS		0x0	R/W	Resets <u>SEN</u> 0x0: No eff 0x1: Reset		s. RS bit se	lf-clears.							
3	TE		0x1	R/W	Transmit Enable. 0x0: SDO pin is disabled and forced to 0 V during a transmission 0x1: The device can transmit data on the SDO pin										
2:0	GPO		0x0	R/W	communic that durin calibration 0x1: Sense Indicates i Same as th 0: Si 1: Si 0x2: Wave Same as th 0: D 1: N 0x3: Error. 0: N 1: A 0x4: MXPV 0: A 1: M	nal reset. ation after g power-u and the d Trigger: f <u>SENSE_N</u> the state of ignal on th ignal on pi form done to more da (Any type to error de n error wa VR: mount of faximum p _DATA. Us to data rec	When the r power-up up, the GP evice will t (ALUE[8:0] SENSE FL/ the piezo do ezo meets e and FIFO of bit state. ble to play that to play of faults): tected as detected power is ac	e device b, the outp O pin will hen auton met the G bit. esn't meet the thresh empty: cceptable waveform mode (MC	is read out will b go brie natically threshol t the thre hold set (distorted	n conditions.				



6.11.11 OxA SENSING

Table 38: SENSING register details

ADDRES	S: 0xA	SENS	ING						DEFAULT:0)x000			
11	10	9		8	7		6	5	4	3	2	1	0
	REP[2:0]	-						S	THRESH[8:	0]			
Bits	Name		Defa	ault	Туре	D	escription						
11:9	REP		0x0		R/W	01 03 03 03 03 03 03 03	ength of tin c <u>STHRES</u> (0:1 μs (1:15 μs (2: 500 μs (3: 1000 μs (4: 2000 μs (5: 4000 μs (6: 8000 μs (7: 16000 μs	H[8:0], dep			-	t be ≥ <u>STH</u>	<u>RESH[8:0]</u>
8:0	STHRESH		0x0		R/W	co u: S1 m Th	omparator, ser. FHRESH[8:0 ade.	, which is 0] must bo between 0] is deterr	required t e different the thresh	o detect a t than OxC nold voltag) otherwis 9 otherwis 9 amplitu	event and e no com	e sensing notify the parison is volts and

6.11.12 OxB THRESH

Table 39: THRESH register details

ADDRES	S: 0xB	THRE	SH						DEFAULT:0	x048			
11	10	9	5	8	7		6	5	4	3	2	1	0
			VTI	HRESH	[6:0]					THRE	SH_ERRO	R[4:0]	
BITS	NAME		DEFA	ULT	TYPE	D	ESCRIPTIO	N					
11:5	VTHRESH		0x10		R/W	o b d t T c t v a a	utput volt oost-to-bu etermined nis registe naracteristi alue resul iscontinuiti	age and ck. The by <u>THRESH</u> V ^r r may ne ics and the ts in rap les at the t ore the boo	H ERROR[4 THRESH [6 ed to be presence id boost-t op of the o ost-to-buck	bint must uck trans [:0]. VTHRE [6:0] = -V optimized of an outp to-buck t butput way	be to t ition occ ESH[6:0] is $V_{th} \times 30.7$ dependin ut filter. A ransitions veform. A	rigger a urs after determine ng on the small VTH and can high value	transition a delay ed by: actuator RESH[6:0] lead to



ADDRES	S: 0xB	THRE	SH						DEFAULT:C	x048			
11	10	9		8	-	7	6	5	4	3	2	1	0
			VT	HRESH	[6:0]				THRE	SH_ERROF	R[4:0]	
BITS	NAME		DEFA	ULT									
4:0	THRESH_ ERROR		0x08		R/V	th tc Th ch Th ca re	e setpoint trigger a l nis registe naracteristi HRESH_ERI in lead to c	must be le poost-to-be r may nee ics and ROR[4:0] v liscontinuin delay befe	ess than th uck transit ed to be the prese alue result ties at the ore the bo	e threshol ion. optimized ence of ts in rapid top of the post-to-bu	d voltage s dependir an outpu boost-to-k output wa ck transiti	set by <u>VTH</u> ng on the ut filter. puck trans veform. A l	actuator A small itions and

6.11.13 0xC IC_STATUS

Table 40: IC_STATUS r	register details
-----------------------	------------------

ADDRES	S: 0xC	IC_STA	TUS (read-	only)			DEFAULT:0)x001					
11	10	9	8	7	6	5	4	3	2	1	0		
STAT	E[1:0]	OVV	OVT	MXPW	R IDAC	UVLO5	UVLO12	OVLO12	SC	FULL	EMPTY		
Bits	Name		Default	Туре	Descriptio	n							
11:10	STATE		0x0	R	STATE of t 0x0: IDLE 0x1: CALIE 0x2: RUN 0x3: ERRO	-	ler.						
9	OVV		0x0	R	Ox3: ERROR Over voltage bit. Ox0: Pin HV voltage is OK Ox1: Pin HV voltage exceeded the maximum voltage allowed								
8	OVT		0x0	R	0x0: IC ter	erature sta nperature :emperatui	is OK	d on the IC					
7	MXPWR		0x0	R	0x0: Amou	processing unt of powe mum powe	er is accep	table	power.				
6	IDAC		0x0	R		ıs bit. oblem wit em with cu							
5	UVLO5		0x0	R	of haptic f 0x0: V _{DD} is		-	VDD pin is	s too low f	or proper	operation		

BOS1211 Product Datasheet



ADDRES	SS: 0xC	IC_STAT	US (read-o	nly)			DEFAULT:(0x001						
11	10	9	8	7	6	5	4	3	2	1	0			
STAT	E[1:0]	OVV	OVT	MXPWR	IDAC	UVLO5	UVLO12	OVLO12	SC	FULL	EMPTY			
Bits	Name	۵	Default	Туре	Descriptio	n								
4	UVLO12	C	lx0		UVLO 12 V operation 0x0: V _{IN} vo 0x1: V _{IN} vo	of haptic f Itage is Ok	eedback.	e at VIN/F	RP pin is	too low f	or proper			
3	OVLO12	C	Dx0 R OVLO 12 V status bit. Voltage at VIN/RP pin is too high for proper operation of haptic feedback. 0x0: V _{IN} voltage is OK 0x0: V _{IN} voltage >19.9 V 0x0 R Short circuit status bit.											
2	SC	C	0x0		Short circuit status bit. 0x0: IC is OK 0x1: Short circuit detected between OUTPUT and V _{IN}									
1	FULL	C	0x0		The FIFO is full. 0x0: Not Full 0x1: Full									
0	ΕΜΡΤΥ	C	x1		Mode[1:0] In Direct n data is nee 0x0 0x1 In FIFO mc empty: 0x0 0x1 In RAM Sy 0x3), EMP 0x0	bits. node (<u>Moc</u> eded: : No sampl : Next sam ode (<u>Mode</u> : FIFO is no : FIFO is er nthesis or TY indicato : Waveforr	de[1:0] bits le required ple require [1:0] bits s ot empty npty RAM Playb	ed et to 0x1), pack mode he haptic w mpleted	D), EMPTY EMPTY in s (<u>Mode[1</u>	indicates wh dicates wh :0] bits set	epends on when new hen FIFO is t to 0x2 or d playing:			

6.11.14 0xD FIFO_STATUS

Table 41: FIFO	STATUS register details
----------------	-------------------------

ADDRES	S: 0xD	FIFO	_STAT	US (read	d-only)			DEFAUI	T:0x400				
11	10	9		8	7	6 5 4 3 2 1 0							
ERROR	EMPTY					FIFO_SPACE[9:0]							
Bits	Name		Defa	ult 1	Гуре	Description							
11	ERROR		0x0	F		Indicates that an error occurred (any type of faults). 0x0: No error 0x1: An error has occurred							

BOS1211 Product Datasheet



ADDRES	S: 0xD	FIFO	_STA	TUS (rea	ad-	only)				DEFAULT:0	x400			
11	10	9		8		7		6	5	4	3	2	1	0
ERROR	EMPTY								FIFO_SP	ACE[9:0]				
Bits	Name		Defa	ault	Ту	ре	De	escription						
10	EMPTY		0x1		R		 Waveform playback multi-function status bit. Its function depends or <u>Mode[1:0]</u> bits. In Direct mode (<u>Mode[1:0]</u> bits set to 0x0), EMPTY indicates when new data is needed: 0x0: No sample required 0x1: Next sample required In FIFO mode (<u>Mode[1:0]</u> bits set to 0x1), EMPTY indicates when FIFO is empty: 0x0: FIFO is not empty 							vhen new
								Ox1: F RAM Synt 3), EMPTY Ox0: V	IFO is emp hesis or R indicates Vaveform		haptic wav pleted			
9:0	FIFO_SPA	CE	0x00	00	R		Space available in the FIFO for new data.							
								value of 0 cations are			t equal to	0x1 indica	tes that al	l the FIFO
							A value of 0x000 with <u>EMPTY</u> bit equals to 0x0 indicates that none of the FIFO locations are available, and the FIFO is full.							



6.11.15 OxE TRIM

Table 42: TRIM register details

ADDRES	DDRESS: 0xE TRIM DEFAULT:0x000 10 9 8 7 6 5 4 3 2 1 0													
11	10		9	8	7	6 5 4 3 2 1 0 TRIM_OSC[6:0] TRIM_REG[2:0] TRIM_REG[2:								
TRIMR	W[1:0]				TR	IM_OSC[6	:0]			TR	IM_REG[2	:0]		
BITS		NAN	ЛЕ	DEFAULT	Г	TYPE	DESCRIPT	ION						
11:10			MRW	0x0		R/W	 frequency (TRIM_OSC[6:0]) and 1.8 V internal regulated voltage (TRIM_REG[2:0]), see Figure 21. Hardware fuse values vary from chip-to-chip. More detail is available i section 6.2.11. TRIMRW[1:0] bits are automatically reset to 0x0 after eac operation. 0x0: Default behaviour where Hardware fuses are latched t the Trim Block at power-up 0x1: Resets the Trim Block with the Hardware Fuses and the transfers Trim Block data to TRIM_OSC[6:0] an TRIM_REG[2:0] for reading (wait for 1 ms befor reading) 0x2: Transfers Trim Block data to TRIM_OSC[6:0] an TRIM_REG[2:0] for reading (wait for 1 ms befor reading) 0x3: Writes TRIM_OSC[6:0] and TRIM_REG[2:0] to Trim Block data to TRIM_OSC[6:0] and transfers back Trim Block data to TRIM_OSC[6:0] 							
9:3		TRI	M_OSC	0x00		R/W								
2:0		TRI	M_REG	0x0		R/W	 1.8 V Regulator trimming bits in two's complement. The step size is approximately 22 mV. Maximum voltage at 0x3. Minimum voltage at 0x4. Changing this parameter is not recommended as it affects waveform amplitude. 							






Figure 21: Trim control block diagram

6.11.16 0xF CHIP_ID

Table 43: CHIP_ID register details

ADDRES	SS: 0xF	CHIP_ID					DEFAULT:	0x034			
11	10	9	8	7	6	5	4	3	2	1	0
		R	SVD		CHIP_ID[5:0]						
BITS	NAME	D	EFAULT	TYPE	DESCRIPT	ION					
5:0	CHIP_ID	0	x34	R	The field indicates the product revision of the device, as follows:						
					0x34: Rev. D						

6.11.17 SDO Broadcast Details

The internal register whose content is returned to the full-duplex SPI port (SDO pin) is selected by BC[4:0] bits. Note that the SPI transaction to read register content on the SDO pin must be performed at least 400 ns after the BC[4:0] bits are written.

The main register content can be broadcast by setting BC[4:0] bits from 0x00 to 0x0F and the returned 16-bit content is detailed in Table 44.

Extra broadcast registers are also available by setting BC[4:0] bits to 0x10, 0x11, 0x12 and 0x1C, and the returned 16-bit content is detailed in Table 45 to Table 48.

Table 44: BC [4:0] = 0x00 to 0x0F: details of the 16-bit data returned on the SPI port (SDO pin)

BC [4:	0] = 0x00	0 to 0x0	F												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BC[3:0]		Content of register with address BC[3:0]											



Table AF. DC [4.0	1 Outor details	ftha 1Chit data	nations and any the CDI	
Table 45: BC [4:0]	= 0x10: aetalis o	of the 16-bit data i	returned on the SPI	port (SDO pin)

BC [4:0	0] = 0x1	D													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RS	VD		STAT	E[1:0]		VFEEDBACK[9:0]								
BITS	BITS NAME						DESCRIPTION								
11:10							STATE of the controller. 0x0: IDLE 0x1: CALIBRATION 0x2: RUN 0x3: ERROR								
9:0			VFEE	DBACK			10-bit unsigned value representing the voltage measured on HV pin (V _{HV}). The relation between V _{HV} in volt and VFEEDBACK[9:0] is determined by: $VFEEDBACK[9:0] = V_{HV} \times 7.68$								

Table 46: BC [4:0] = 0x11: details of the 16-bit data returned on the SPI port (SDO pin)

BC [4:	0] = 0x1	1														
15	14	13	12	11	10 9 8 7 6 5 4 3 2 1 0								0			
		RS	SVD		OFFSET[9:0]											
BITS		NAME			DESCRIPTION											
Bits NAME DESCRIPTION 9:0 OFFSET 10-bit unsigned value representing an internal offset voltage when the voltage across the piezo is 0 V. This value is updated every time OE bit is set to 0x1. The OFFSET[9:0] value varies from chip to chip.								-								

Table 47: BC [4:0] = 0x12: details of the 16-bit data returned on the SPI port (SDO pin)

BC [4:0	0] = 0x1	2													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD SENSE SENSE SENSE_VALUE[8:0]															
BITS		NAME			DESCRIPTION										
10		SENSE	SENSE Indicate when the BOS1211 sensing is activated and SENSE bit is set to 0x1. If value is 0x0, then SENSE_FLAG and SENSE_VALUE bits should be ignored. 0x0: Not Sensing 0x1: Sensing							f value					
9 SENSE_FLAG			Indicates if <u>SENSE_VALUE[8:0]</u> met the threshold detection conditions. <u>ONCOMP</u> bit must be reset to 0x0 to reset SENSE_FLAG. 0x1: signal above/below threshold 0x0: Nothing detected												
8:0		SENSE	_VALUE	[8:0]	Signed representation of the piezo sensed voltage (Amplitude) in volt.										



Table 48: BC [4:0] = 0x1C: details of the 16-bit data returned on the SPI port (SDO pin)

BC [4:0	BC [4:0] = 0x1C														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RAM_DATA_RAW[15:0]														
BITS NAME DESCRIPTION															
15:0 RAM_DATA_RAW Read the data present in RAM. To be used in WRITE and FULL_RAM_READ WFS command (see the second se							-			AM SYN	THESIS				

BOS1211 Product Datasheet



7 Implementation

7.1 Typical Configuration

This section presents the recommended schematic for a 4 μF load.




Figure 22: Typical schematic

7.2 External Components

COMPONENT	DESCRIPTION	TYPICAL VALUE		
C _{VIN}	Input capacitor located close to L ₁ ⁽¹⁾	22 μF		
C _{VIN2}	Input capacitor located close to OUT ⁽²⁾	330 nF		
C _{VDD}	V _{DD} decoupling capacitor	100 nF		
CVDDIO	V _{DDIO} decoupling capacitor	100 nF		
Creg	Internal regulator decoupling capacitor	100 nF		
Cvdd9	Internal V _{DD9} capacitor	100 nF		
CVDDH	VDDH capacitor	4.7 nF		
Сни	Boost capacitor	5% of load		
Соит	OUTPUT capacitor ⁽³⁾	220 nF		
C _{RP}	RP bypass capacitor (optional)	4.7 nF		
Скм	RM bypass capacitor (optional)	4.7 nF		
R _{sense}	Current sense resistor	39 mΩ, 1 W		
R _{SYNC}	SYNC pull-up resistor	10 kΩ		
RLS	Q ₁ gate series resistance	20 Ω		
R _{HS}	Q ₂ gate series resistance	20 Ω		
L ₁	Boost inductor	10 μΗ		
Q1	Low side NMOS switch	See section 7.4.5		
Q ₂	High side NMOS switch	See section 7.4.5		

Table 49: Recommended external components for a 4 μ F / 120 V load

(1) C_{VIN} is the capacitor required to be located close to L₁. Another capacitor may be required. See section 7.4.4 for the total capacitance to put on V_{IN} node.

(2) A second capacitor C_{VIN3} (typically 3.9 nF) & C_{VIN4} (typically 100 nF) can optionally be placed in parallel to improve EMC performances.

(3) A second capacitor C_{OUT2} (typically 3.9 nF) can optionally be placed in parallel to minimize high frequency noise.



7.3 Initialization

7.3.1 Power-Up Sequence

With an active MCU connected to its digital interface, the BOS1211 can be powered on with the following sequence:

- 1. Apply power to the BOS1211 device. Note that the V_{DD} ramp-up rate should be at least 3V/ms, V_{IN} can be applied before or at the same time as V_{DD} , and V_{DDIO} can be applied at any time.
- 2. Wait 3 ms for the BOS1211 to start-up with the sequence presented in Figure 23, with the following steps:
 - a. V_{DD} Power-up
 - b. Device initialization
 - c. Device going to SLEEP
- 3. Wake-up from SLEEP forcing a pulse low on \overline{CS} pin or performing a dummy SPI write.
- 4. Wait 50 μ s for the device to wake-up and enter the IDLE state.
- 5. Program the desired main registers according to your application.
- 6. The device is ready for waveform playback.




Figure 23: Typical V_{DD}, GPO & REG pin voltage during device initialization

7.3.2 Start-Up Sequence

Once the BOS1211 is powered up, it can wake-up from SLEEP state with the following start-up sequences:

- From SLEEP state, users must perform steps 3 to 7 of section 7.3.1.
- From IDLE state, the device is ready for waveform playback.



7.4 Design Methodology: selection of components

7.4.1 Load Selection

The BOS1211 is designed to drive a load of up to 4 μ F at 120 V and 300 Hz. Larger load capacitances (C_{Load}) can be driven if the waveform frequency and/or the waveform amplitude is reduced or if discrete components are scaled appropriately.

Load capacitance defines the required value of component C_{HV} using the following equation:

$$C_{\rm HV} = 5\% C_{\rm Load} \tag{1}$$

The capacitor should have a voltage rating at least equivalent to the maximum amplitude of the waveform. For instance, for a 120 V waveform, a capacitor with a minimum voltage rating of 120 V is required.

7.4.2 Inductor Selection

A 10 μ H L₁ inductor is recommended but many COTS inductor may be used depending on the application. The peak current required in your design will set the minimum saturation current acceptable for your inductor.

You can use the following procedure to find the L_1 minimum saturation current required:

- 1. Set the haptic waveform maximum frequency (f_{sig}). e.g., 300 Hz.
- 2. Set the maximum amplitude of the waveform (V_{pk}). e.g., 120 V
- 3. Set the minimum supply voltage (V_{IN}) value during operation, e.g., 12 V
- 4. Calculate the maximum power transfer point with the following equations:

$$V_{\rm OUT} = \frac{V_{\rm pk}}{2} (1 + \sin(30)) + V_{\rm IN}$$
(2)

$$\overline{I_{OUT}} = \pi f_{sig} C_{Load} V_{pk} \cos(30)$$
(3)

5. Calculate the average input current ($\overline{I_{IN}}$) in amps with the following equation:

$$\overline{I_{IN}} = 1.5 \times \frac{V_{out} \times \overline{I_{out}}}{V_{IN}}$$
(4)

6. Calculate the inductor peak current (I_{pk}) in amps using the following equation:

$$I_{\rm pk} = 1.5 \times \overline{I_{IN}} \tag{5}$$

For an optimal design, the inductor with the smallest DCR value possible should be used with saturation current higher than I_{pk} .

7.4.3 Current Limit Selection (R_{sense})

The current limit of the power converter is set by R_{sense} . The value of R_{sense} must be selected to enable a current range appropriate for the I_{pk} value calculated for the inductor (see section 7.4.2). Refer to Table 50 and equation (6) to estimate R_{sense} value. Make sure that the saturation current of the inductor



selected is higher than the current limit. The current limit that will flow passing through R_{sense} in amps is determined by the following equation:

$$Current Limit = \frac{0.256}{R_{sense}}$$
(6)

Table 50: Inductor peak current limit, min/max values

R _{sense} [Ω]	CURRENT LIMIT [A]	COMMENT
1.0	0.256	Maximum R _{sense} value
0.068	3.8	
0.03	8.5	Minimum R _{sense} value

7.4.4 Input Capacitor (C_{VIN})

An input capacitor (C_{VIN}) must be placed next to the inductor because of the current requirement of the power converter. A low-ESR capacitor of at least 10 μ F is recommended.

The energy recovered from the load in reverse mode accumulates on C_{VIN} and causes the input voltage to increase. The voltage increase must not make the total voltage on C_{VIN} exceed the 19.9 V limit (V_{IN} _max). Equation (7) helps find the minimum capacitance value for your specific design. The capacitance maybe distributed across the power distribution network on V_{IN} .

$$C_{\rm VIN} = \frac{C_{\rm load} \times V_{\rm pk}^2}{V_{\rm IN_max}^2 - V_{\rm Supply12V_max}^2}$$
(7)

Where $V_{Supply12V_max}$ is the maximum voltage expected on the 12 V supply for the application and V_{IN_max} = 19.9 V is the maximum tolerable voltage at VIN/RP pin without triggering a <u>OVLO12</u> fault. When selecting the capacitor, make sure its effective capacitance is closed to the calculated value in your operating conditions.

7.4.5 External Transistors (Q1 & Q2)

The external NMOS transistors must be chosen with the following criteria:

- 1. Peak drain current greater than I_{pk} when V_{GS} is greater than 6 V.
- 2. Lowest drain-source resistance (R_{DSON}) possible.
- 3. The Gate capacitance (C_{ISS}) should be $\leq 2 \text{ nF}$ to have a fast enough rise time of the gate driver output.
- 4. Drain-source breakdown voltage (BV_{DSS}) greater than V_{pk} + V_{INMAX}.
- 5. Lowest gate to drain (C_{RSS}) capacitance possible.

7.4.6 VDDH Capacitor (C_{VDDH})

The CVDDH capacitance depends on gate capacitance of Q2 (CISS-Q2) and must be selected as follows:

$$7 \times C_{ISS-Q2} \le C_{VDDH} \le 20 \times C_{ISS-Q2} \tag{8}$$

7.4.7 Validating Component Choice

The <u>MXPWR</u> bit can be monitored to validate that the components choice is performing well in a specific design. A <u>MXPWR</u> bit going to 0x1 means that the peak current calculated is too low and the circuit needs to be modified.



Also note that a higher L_1 inductor DCR and Q_1/Q_2 NMOS R_{DSON} reduce the BOS1211 efficiency and lead to a higher I_{pk} requirement.

Designing a circuit to drive a wide range of piezo OUTPUT voltage may require larger components to accommodate the higher I_{pk} at low voltage. One can consider using a lower haptic waveform amplitude or frequency at lower V_{IN} to reduce the size and cost of the solution.

7.5 Design Methodology: Programming

Many operational settings are adjustable through the digital front end. Users should program the following parameters according to its specific design.

7.5.1 Waveform Playback

• Set FIFO readout speed: <u>CONFIG.PLAY[2:0]</u>

7.5.2 Power Converter

- Set the maximum switching frequency of the power converter: <u>ION BL.FSWMAX[1:0]</u>
- Set SLS and SHS parameters according to the selected MOS transistors: <u>PARCAP.SLS[1:0]</u>, <u>PARCAP.SHS[1:0]</u>

7.5.3 Loop Controller

The BOS1211 implements a proportional-integral (PI) control loop feedback. Users can optimize the following parameters if required:

- Set proportional gain using <u>KP.KP[10:0]</u>
- Set proportional gain term related to waveform amplitude with <u>KPA_KI.KPA[7:0]</u>
- Set integral term KPA KI.KIBASE[3:0]

Table 51 shows the recommended value for a 4 μ F load operating at up to 120 V and 300 Hz with a L₁ = 10 μ H and R_{sense} = 39m Ω .

PARAMETER	RECOMMENDED VALUE	COMMENT	
КР	0x80 (default value)	Reduce value for smaller loads	
КРА	0x10 (default value)	Reduce value for smaller loads	
KIBASE	0x3 (default value)	Increase value to 3 or 4 when using a larger inductor	

Table 51: Loop controller parameters



7.5.4 Power Efficiency

The power consumption of the BOS1211 and haptic waveform integrity can be optimized by configuring the internal controller and the switching timing of the power MOSFETs. To do so, adjust the following registers based on the selected inductor (L), current sense limit (R_{sense}) and power transistors (Q_1 and Q_2):

- Set proportional gain using <u>KP.KP[10:0]</u>
- Adjust power switch deadtime using <u>DEATIME.DHS[6:0]</u> and <u>DEADTIME.DLS[4:0]</u>
- Adjust low-side and high-side gate drivers strength using <u>PARCAP.SLS[1:0]</u> and <u>PARCAP.SHS[1:0]</u>
- Adjust minimum current required to turn on HS using ION BL.IONSCALE[7:0]
- Adjust <u>PARCAP.PARCAP[7:0]</u> based on capacitance seen on pin SW
- Adjust proportional gain for the offset using <u>SUP_RISE.TI_RISE[5:0]</u>
- Set the nominal supply voltage (V_{IN}) of the design using <u>SUP_RISE.VIN[4:0]</u>

8 Layout

A 4-layer PCB layout example is presented in Figure 24. The recommended layers are as following:

- Top layer Components, main routing and V_{IN}.
- Layer 2 Full ground plane, avoid interruptions/slot as much as possible.
- Layer 3 Power plane split between V_{DD}, V_{DDIO} and GND.
- Bottom layer Routing.

Layout considerations:

- 1. Keep V_{IN} node on the Top layer, using a minimum trace length (avoid the use of a power plane).
- 2. Keep SW node area as small as possible, the use of a copper region is recommended to increase current capability.
- 3. Place and route components Q₁, C_{VIN1} to C_{VIN4}, C_{OUT1} and C_{OUT2} with the following considerations:
 - a. Place components close to each other to minimize area of the high di/dt current loop and reduce high voltage ringing & spikes.
 - b. Force the high current path on the OUT and VIN nodes to flow through the decoupling capacitors C_{VINx} and C_{OUTx} in increasing order of values; the lower value capacitors should be closer to the high di/dt current loop.
 - c. Create a GND island on the Top layer connecting to all these components, fill with vias to layer 2 ground plane. This GND island must not be tied to the top layer ground polygon/plane (if applicable).
- 4. Place C_{HV} between C_{OUT1} and C_{VIN2} .
- 5. Route Vin/RP & RM sensing lines parallel to each other.
- 6. Route SW & GDHS lines going to Q_2 in parallel to each other and keep lines length as short as possible (bottom layer).
- 7. Route VIN-FB & OUT sensing lines parallel to each other and keep lines length as short as possible (bottom layer).



EMI recommendations:

- 8. Use RHS and RLS resistors of 20 Ω on GDHS and GDLS signals.
- 9. Use a Common mode choke at the input of V_{IN} and/or at the output if needed.

Notes on important components:

- The layout example is sized for a piezo TDK PowerhapTM actuator with a capacitance in the range of 3 to 4 μ F. L₁ inductor and C_{HV} capacitor footprints can be reduced with reduced capacitive load.
- Components packages
 - ✓ Q_1 and Q_2 transistors are surface mount 3.3 × 3.3 mm package.
 - ✓ C_{OUTx} and C_{VIN2} to C_{VIN3} capacitors are 0805 (2012).
 - ✓ C_{VIN1} and CHV capacitors are 1210 (3125).
 - ✓ R_{Sense} resistor is 1206 (3216).




Figure 24: Recommended PCB Layout



9 Mechanical - BOS1211AQ (QFN)

9.1 Package Description




Figure 25: QFN 24L 4.0mm x 4.0mm package outline drawing

Table 52: QFN 24L 4.0mm x 4.00mm	package dimensions
----------------------------------	--------------------

SYMBOL	MILLIMETERS			
	MIN	NOM	MAX	
А	0.80	0.85	0.90	
A1	0.00	0.025	0.05	
b	0.20	0.25	0.30	
D	4.00 BSC			
D2	2.45	2.50	2.55	
E	4.00 BSC			
E2	2.45	2.50	2.55	
е	0.50 BSC			
К	0.17	-	-	
L	0.45	0.50	0.55	

‡BSC: Basic Spacing between Center ‡#Reference: JEDEC MO-220-WGGD

Four lines are branded on the package:

(1) Company Name:	BOREAS
(2) Device Marking:	1211A
(3) Wafer Batch Number:	XXXXXX
(4) Assembly Date Code:	YY (Year), WW, (Week) and ZZ (Assembly House)

9.2 Package Soldering Footprint




Figure 26: QFN 24L 4.0mm x 4.0mm soldering footprint (NOT TO SCALE)

9.3 QFN Reflow

The QFN package soldering reflow profile should be determined based on the recommended reflow profile made by the manufacturer of the solder paste used. Also, it is important to take into considerations that the circuit board dimensions, other board components and the reflow soldering oven may affect the reflow profile.

Finally, please note that the quality of the solder paste plays an important role in board assembly and allows for a reliable and repeatable assembly process.



9.4 Tape and Reel Specification




Figure 27: Embossed carrier tape and reel outline (NOT TO SCALE)

Table 53 Tape and reel dimensions

PART NUMBER	PACKAGE TYPE	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W	øA (mm)	W1 (mm)
BOS1211AQ	QFN	4.40	4.40	1.80	8.00	16.0	330.0	13.9

10 Ordering Information

Table 54: Ordering information

	ORDERING PART NUMBER (1)					DEVICE MARKING
1	BOS1211AQR	QFN 24L 4.0mm x 4.0mm	Tape & Reel (R)	2500 / Reel	Level 3 260 °C/168 Hrs	1211A

NOTE

(1) Ordering Part Number where last letter indicates packing format.

(2) All parts are RoHS compliant.

(3) Contact <u>sales@boreas.ca</u> to order.

(4) MSL is the Moisture Sensitivity Levels, IPC/JEDEC J-STD-020.



11 Document History

ISSUE	DATE	DOCUMENT NUMBER	CHANGES
5	March 2024	BT002DDS01.01	Product Datasheet.
			Updated section 5.3 & 5.4.
			Added typical performance characteristics (section 5.6).
			Clarified examples of section 6.5, 6.6, 6.7, 6.8 & 6.9.
			Added notes to sensing feature (section 6.9).
			Added CHIP_ID field details (section 6.11.16).
			Updated power-up sequence (section 7.3.1).
			Updated layout recommendation (section 8).
			Updated POD and soldering footprint (section 9.1 & 9.2).
4	January 2022	BT002CDS01.02	Preliminary Datasheet.
			Improved WFS commands explanation (section 6.9).
			VDDIO operating conditions widened (section 5.3).
			Added Tape and Reel information (section 9.4).



12 Notice and Warning

Warning High Voltage



For safety, this integrated circuit must be used by qualified and skilled personnel familiar with all applicable safety standards.

ESD Caution



This integrated circuit is ESD (Electrostatic Discharge) sensitive. Therefore, proper ESD precautions and procedures are recommended for handling and installation to avoid damage.

Information relating to products and circuits furnished herein by Boréas Technologies Inc. is believed to be reliable. However, Boréas Technologies assumes no liability for errors that may appear in this document, or for liability otherwise arising from the application or use of any such information which may result from such application or use. The products, their specifications and the information appearing in the document are subject to change by Boréas Technologies without notice. Trademarks and registered trademarks are the property of their respective owners.

Boréas's products are provided subject to the Boréas's Terms & Conditions available at:

https://www.boreas.ca/pages/general-terms-and-conditions

Boréas Technologies Datasheet Status:Advance Information Datasheet:Design DataPreliminary Information Datasheet:Prototype informationFinal Datasheet:Production information